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Abstract
This thesis introduces a novel approach to programmable and low power platform
design for audio signal processing, in particular hearing aids. The proposed pro-
grammable platform is a heterogeneous multi-processor architecture consisting of
small and simple instruction set processors called mini-cores as well as standard
DSP/CPU-cores that communicate using message passing.
The work has been based on a study of the algorithm suite covering the appli-
cation domain. The observation of dominant tasks for certain algorithms (FIR, IIR,
correlation, etc.) that require custom computational units and special data address-
ing capabilities lead to the design of low power mini-cores. The algorithm suite
also consisted of less demanding and/or irregular algorithms (LMS, compression)
that required sub-sample rate signal processing justifying the use of a DSP/CPU-
core.
The thesis also contributes to the recent trend in the development of intellectual
property based design methodologies. The actual mini-core designs are parameter-
ized in word-size, memory-size, etc. and can be instantiated according to the needs
of the application at hand. They are intended as low power programmable building
blocks for a standard cell synthesis based design flow leading to a system-on-chip.
Two mini-cores targeting FIR and IIR type of algorithms have been designed to
evaluate the concept. Results obtained from the design of a prototype chip demon-
strate a power consumption that is only 1.5 – 1.6 times larger than commercial
hardwired ASICs and more than 6 – 21 times lower than current state of the art
low-power DSP processors.
An orthogonal but practical contribution of this thesis is the test bench imple-
mentation. A PCI-based FPGA board has been used to equip a standard desktop
PC with tester facilities. The test bench proved to be a viable alternative to conven-
tional expensive test equipment.
Finally, the work presented in this thesis has been published at several IEEE
workshops and conferences [71, 70, 72], and in the Journal of VLSI Signal Pro-
cessing [73].
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Chapter 1
Introduction
Semiconductor technology is still following the exponential integration trend i.e.,
doubling of the transistor density every 1.5 to 2 years as predicted by Gordon E.
Moore in 1965 in his original paper [33], widely known as “Moore’s law”. This
trend is expected to hit the “law of nature” around 2015, as fundamental barriers
in physics will start to play a limiting factor in wafer fabrication technology. As
the CMOS technology improved drastically over the last 3 decades in terms of
die area, speed and power consumption, more and more sophisticated compute in-
tensive applications involving heterogeneous components are becoming integrated
into a single chip and finding their way into the portable electronics market [31].
The burden of designing these so called systems-on-chip solutions has lead the en-
gineers and researchers all over the world to develop new architectures and design
methodologies in order to meet extremely tight design constraints (low power, high
speed, low cost, flexibility etc.). This thesis contributes to the area by presenting a
new approach to programmable hearing aid design with low power being the most
important design constraint.
This chapter will provide an introduction to the thesis. The chapter is orga-
nized as follows. Section 1.1 will describe the field of research that this thesis
contributes to. Following this, section 1.2 will present the particular application
domain of interest, and section 1.3 will describe the power consumption issues re-
garding programmable platforms. The proposed approach in this thesis is briefly
summarized in the same section. Finally the organization of the thesis will be
presented in section 1.4.
1
2 Chapter 1. Introduction
Psµ
ASICs
ASPs
Power
Flexibility
DSPs
Figure 1.1: Power versus flexibility.
1.1 Application/Domain-specific processors
The ever-increasing functional complexity of sophisticated portable applications
require carefully designed integrated circuits (systems-on-chip) that consume low
power. Energy-efficiency is best achieved with dedicated hardwired circuits
(ASICs) that are tailored to a single application. A closely related issue is time-to-
market. These future single-chip, full-function devices need to accommodate rapid
changes in algorithms and evolving standards with a fast turn-around time. This
calls for programmable and/or reconfigurable designs. Unfortunately programma-
bility and low-power are conflicting goals as illustrated in figure 1.1: dedicated
hardwired circuits (ASICs) offer low-power consumption, high speed, and small
area but they are not flexible. Even a small change in function calls for a redesign
and refabrication of a new chip. At the other end of the spectrum are programmable
digital signal processors (DSPs), and general-purpose microprocessors (µP). These
general purpose machines have the ability to run a broad range of applications on
a general purpose datapath, using a sequential control mechanism, leading to high
power consumption, large die areas, and many execution clock cycles per task.
Ideally one would want the power efficiency of a hardwired ASIC solution
while maintaining the flexibility of a programmable processor, and the design space
between the hardwired ASICs and the general-purpose DSP’s attracts a signifi-
cant amount of research interest [85, 93, 77, 56, 78, 61, 57, 58, 63, 82, 69, 89,
48, 1, 52, 54]. A similar trend is identified in the SIA 2001 technology roadmap
that predicts “flexibility-efficiency trade-off shifting away from general purpose
processing” [12]. Some researchers address the problem from the DSP side and
advocate so-called ASPs – application/domain-specific processors; i.e. special-
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ized instruction set processors that are optimized for a given set of algorithms.
Other researchers address the problem from the ASIC-side and provide the de-
signer/programmer with a set of RTL-level components (register files, multipliers,
adders etc.) and a (dynamically) reconfigurable network that allow arbitrary data-
flow types of computing structures to be formed. This thesis explores an architec-
ture that falls between the two, although closer to the application/domain-specific
approach.
1.2 Motivation for this thesis
The application domain we are considering: audio signal processing – and more
specifically digital hearing aids; has enjoyed the advances in integrated circuit tech-
nology like other portable equipments. The first transistor-based behind the ear
(BTE) hearing aid was introduced in 1952 [2]. The first BTE hearing aid featuring
an integrated circuit hit the market in 1964. Up until 1986, hearing aids were based
on analog circuitry. The first commercial release of a digital IC to be integrated
into an analog hearing aid occurred the same year [3].
Because hearing aids have extremely low power consumption requirements –
typical total power consumption in the order of 0.5 - 1.0 mW (at 1.0 V supply) –
many commercial hearing aids are based on hardwired ASIC solutions (including
the recently published [62]). With the advances in audiology, and the development
of more sophisticated algorithms such as noise reduction, feedback cancellation,
adaptive filtering (directional amplification); the algorithmic complexity for hear-
ing aids is increasing considerably. Added to this is the fact that design of a hard-
wired ASIC implementation is a tedious task that involves high non-recurrent en-
gineering (NRE) costs and high risks. For this reason, there is a constant push from
the industry to bring forward an ultra-low power programmable DSP that meets the
target power consumption and area constraints. Such a programmable DSP is yet
to exist, and it is unclear if or when such DSP technology will catch up with the
design constraints implied by the increasingly sophisticated algorithms. This push
for programmability recently started to give promising results. A domain-specific
DSP processor [61, 4] developed by GN Resound and Audiologic was among the
first fully programmable DSP architecture to be used in hearing aids. The instruc-
tion set and datapath of this architecture are optimized for a set of algorithms used
in GN Resound hearing aids, hence the term domain-specific.
The aim of this thesis is to explore and contribute to the field of
application/domain-specific processing by devising a programmable platform for
audio signal processing, in particular hearing aids. A limited but representative set
of DSP algorithms used in hearing aids are studied in chapter 4. The platform we
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aim for will be fully programmable within the application domain, with an energy-
efficiency approaching that of a dedicated ASIC implementation.
1.3 Programmable platforms
Even though programmable DSPs are specialized in digital signal processing, they
offer a high degree of flexibility. The flexibility of a programmable DSP stems
from a general-purpose datapath and control. The datapath of a programmable
DSP typically includes general purpose storage such as register files, program and
data memories often coupled with caches to minimize the processor-memory speed
bandgap. Such a datapath also includes ALUs, multipliers that are fixed to a word
length that has often larger precision than required, and highly capacitive global
data, and program memory buses. The control circuitry is designed to handle a very
large instruction set that covers all signal processing algorithms. Unfortunately
such a general purpose datapath typically consumes an order of magnitude more
power than a dedicated ASIC datapath.
An alternative programmable platform to programmable DSPs is reconfig-
urable architectures. The main focus on reconfigurable architectures has been to
improve performance of DSP systems. This has been possible because, compared
to sequential DSP processors parallel hardware provides a better match for the sig-
nal processing algorithms. Currently, there are some attempts to get low power
consumption using such architectures [10, 20]. Reconfigurable architectures pos-
sess both software and hardware programmability. However, this comes at a price.
A prominent drawback of these architectures is the high-energy consumption of
flexible interconnect structures. Further research is needed in this field to come up
with an overall low power system.
What is offered as a solution in this thesis is a heterogeneous multiprocessor
architecture consisting of a low power DSP/CPU core as well as small and sim-
ple instruction set processors called mini-cores each tailored to a single class of
algorithms within the application domain. For instance an FIR mini-core for FIR
algorithms, an IIR mini-core for IIR algorithms etc. We overcome the issues re-
lated to general-purpose flexibility of a conventional DSP by providing a custom
processor for each algorithm class. Furthermore the platform with its multitude of
various mini-cores and the inclusion of a DSP/CPU core has more parallelism than
that of a single programmable DSP. As it will be clear in chapter 4, the application
domain we are investigating has modest communication requirements, thus a net-
work optimized for mostly idle operation together with low power mini-cores will
lead to an energy efficient overall architecture.
The idea is to provide a platform with energy-efficient mini-cores running com-
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pute intensive parts of an application, and DSP/CPU-cores running less demanding
irregular and/or control oriented parts. The mini-cores and DSP/CPU core will be
wrapped with the same communication protocol leading to a modular, easy-to-
build programmable platform. Furthermore, communication between processor
nodes in the system will be provided by an interconnection network of any topol-
ogy (Bus, Torus etc.) that supports message passing among the processors. The
topology of the network depends on the application requirements.
1.4 Thesis organization
The thesis is organized as follows.
Chapter 2 “Low power design” provides background in low power design. The
sources of power consumption, the design parameters to optimize are presented.
Furthermore, techniques at different levels of design abstraction are discussed.
Chapter 3 “Related work” discusses related work, by presenting some alterna-
tives for a low-power and programmable platform. These are (1) some commercial
low power programmable DSPs (2) domain-specific DSP-cores (3) reconfigurable
coarse-grained FPGA like architectures (4) methodologies and tools for synthesis
of ASIPs – application specific instruction set processors.
Chapter 4 “Algorithm suite for hearing aids” presents the target application
domain i.e., the algorithm suite used in hearing aids, and discusses possible
implementations aiming for a programmable platform.
Chapter 5 “Overall architecture” describes the proposed template architecture,
lists its advantages and discusses mapping of the hearing aid algorithms onto this
architecture.
Chapter 6 “Implementing the idea” gives insight to the design of two mini-cores
and an interconnect network, used in the prototype chip that has been fabricated
and tested successfully.
Chapter 7 “Testing the chip” presents the prototype chip and the test environ-
ment.
Chapter 8 “Results” compares the prototype chip with some alternatives: (1)
a low power off-the-shelf DSP processor by Texas Instruments (2) a low power
6 Chapter 1. Introduction
RISC/DSP-core intended for SoC-based designs by ARC International (3) Two
hardwired ASICs designed by Oticon A/S. The goal is to identify where the
mini-core platform is in the power vs. flexibility curve of figure 1.1.
Chapter 9 “Conclusion” finally concludes the thesis, and discusses future work.
Chapter 2
Low Power Design
The beginning of low power electronics can be traced to the invention of the bipolar
transistor in 1947. Elimination of the requirements for several watts of filament
power and several hundred volts of anode voltage in vacuum tubes in exchange for
transistor operation in the tens of milliwats range was a breakthrough of unmatched
importance in low power electronics. The capability to fully exploit the superb low
power assets of the bipolar transistor was provided by a second breakthrough, the
invention of the integrated circuit in 1958. Although far less widely acclaimed
as such, a third breakthrough of indispensable importance to modern low power
digital electronics was the complementary metal-oxide-semiconductor or CMOS
integrated circuit announced in 1963 [44].
This chapter summarizes techniques for minimizing power consumption in
CMOS circuits and can be skipped by the “expert” reader. The goal is to provide
a background in low power design. Section 2.1 motivates the importance of low
power consumption. Sources of power consumption are explained in section 2.2.
Design parameters that effect power consumption is discussed in section 2.3. Fi-
nally, section 2.4 presents power minimization techniques at various levels of ab-
straction.
2.1 Motivation for low power
Historically, the task of the VLSI designer has been to explore the Area-Time im-
plementation space, attempting to strike a reasonable balance between these often
conflicting objectives. But area and time are not the only metrics by which we can
measure implementation quality. Power consumption is yet another criterion [46].
The motivation for low power electronics has stemmed from three reasonably
distinct classes of requirement [13]:
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• the earliest and most demanding of these is for portable battery operated
equipment that is sufficiently small in size and weight and long in operat-
ing life. The goal is to satisfy the user of hearing aids, implantable cardiac
pacemakers, wristwatches, pocket calculators and pagers.
• the most recent need is for ever-increasing packing density in order to fur-
ther enhance the speed of high performance systems, which imposes severe
restrictions on power dissipation density.
• and the broadest need is for conservation of power in desk-top and desk-side
systems where cost-to-performance ratio for a competitive product demands
low power operation to reduce power supply and cooling costs.
Viewed together, these three classes of need appear to encompass a substantial
majority of current applications of electronic equipment. Low power electronics
has become the mainstream of the effort to achieve gigascale integration (GSI).
2.2 Sources of power consumption
In CMOS circuits, there are two major sources of power dissipation [64].
• Static dissipation, due to leakage current or other current drawn continu-
ously from the power supply.
• Dynamic dissipation, due to
– switching transient (short-circuit) current,
– charging and discharging of load capacitances
Total power dissipation can be obtained from the sum of these components as
summarized in equation (2.1).
Pavg   Pswitching
 Pshort  circuit
 Pleakage (2.1)
2.2.1 Dynamic dissipation
The first two terms in equation (2.1) represent the dynamic source of power dissi-
pation. The switching component, Pswitching, arises when the capacitive load, CL, of
a CMOS circuit is charged through PMOS transistors to make a voltage transition
from 0 to the high voltage level, which is usually the supply, Vdd .
For an inverter circuit as shown in figure 2.1, the power dissipated because of a
0 to 1 transition can be determined from the product Vdd  IC where IC is the transient
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Vdd
Vout
Ic
CL
Gnd
Vin
Figure 2.1: An inverter.
current drawn from the supply. The time duration for this current flow is T . It can
be written in 2.2.
IC
  CL
dVout
dt (2.2)
The energy drawn from the power supply is given in 2.3.
E0   1
 
 T
0
Vdd  IC  t  dt   Vdd
 Vdd
0
CL

dVout   CL

V 2dd (2.3)
Half of the energy given in (2.3) is stored in the output capacitor and half of it
is dissipated in the PMOS transistor [14]. On the 1 to 0 transition at the output, no
charge is drawn from the supply, however the energy stored in the output capacitor
is consumed. If these transitions occur at a clock rate, fclk , the power drawn from
the supply is CL

V 2dd

fclk . However, in general the switching will not occur at
the clock rate (except for clock buffers), but rather at some reduced rate, which is
best described probabilistically. α0   1 is defined as the average number of times in
each clock cycle that a node with a capacitance CL will make a power consuming
transition (0 to 1), resulting in an average switching component of power for a
CMOS gate to be,
10 Chapter 2. Low Power Design
Pswitching
  α0   1  CL  V
2
dd

fclk (2.4)
Another dynamic component of power dissipation is Pshort  circuit . At some
point during the switching transient, both the NMOS and PMOS devices in figure
2.1 will be turned on. This occurs for gate voltages between Vtn and Vdd  

Vt p

where Vtn and

Vt p

are threshold voltages of the NMOS and PMOS transistors, re-
spectively. During this time, a short-circuit exists between Vdd and ground. There-
fore currents are allowed to flow. If Vdd   Gnd  Vtn


Vt p

is satisfied then a short
circuit path between the power supply and ground will never exist, meaning that
this component of (2.1) can be eliminated. But even though Pshort  circuit can not al-
ways be ignored, it certainly is not the dominant component of power consumption.
An analytical derivation for Pshort  circuit is given in [37].
2.2.2 Static dissipation
Ideally, CMOS circuits dissipate no static (DC) power since in the steady state
there is no direct path from Vdd to ground. Of course, this scenario can never be re-
alized in practice since in reality the MOS transistor is not a perfect switch. Static
power dissipation, Pleakage , stems from the leakage current, Ileakage , which can arise
from substrate injection and subthreshold effects and primarily determined by fab-
rication technology considerations. This current is typically in the nA region and
contributes little to the overall power consumption. However, in future deep sub-
micron technologies, leakage power will become a problem.
The most dominant component of power dissipation currently is Pswitching given
in (2.4). Next section will introduce techniques in order to reduce Pswitching.
2.3 Techniques for low power
The previous section revealed the parameters that the designer needs to change for
low power design as shown in equation (2.4): voltage, physical capacitance, and
activity. Unfortunately the difficulty for power optimization arises from the fact
that these parameters are not completely orthogonal. Therefore they can not be
optimized independently.
2.3.1 Supply voltage
With its quadratic relationship to power, voltage reduction offers the most direct
means of minimizing power consumption. Without requiring any special circuits
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or technologies, a factor of two reduction in supply voltage yields a factor of four
decrease in energy. Because of this quadratic relationship, designers are willing
to sacrifice increased physical capacitance and activity for reduced voltage. Un-
fortunately supply voltage can not be decreased without bound. In fact several
other factors influence the selection of a system supply voltage. The primary deter-
mining factors are performance requirements and compatibility issues. Reducing
the supply voltage degrades the speed of a CMOS circuit. There are architectural
techniques that deal with this problem. They will be presented in section 2.4.3.
The other limiting criterion is the issue of compatibility. Most of the off-the-
shelf components operate at either 5 V supply or, more recently, a 3.3 V supply.
Unless an entire system is being designed completely from scratch, it is likely that
some amount of communication between standard and non-standard components
will be required. Highly efficient DC-DC level converters ease the severity of
this problem, but still there is some cost involved in supporting several different
supply voltages. This hints that it might be useful to support only a small number
of distinct intra-system voltages.
2.3.2 Physical capacitance
Dynamic power consumption depends linearly on the physical capacitance being
switched. In addition to operating at low voltages, minimizing capacitance offers
another technique for minimizing power consumption.
The physical capacitance in CMOS circuits stems from two primary sources:
devices and interconnect. As technologies continue to scale down, interconnect
parasitics will start to dominate over device capacitances.
Capacitances can be kept at a minimum by using less logic, smaller devices,
and fewer and shorter wires. Some techniques reducing the active area include
resource sharing, logic minimization and gate sizing. Techniques for reducing the
interconnect include register sharing, common sub-function extraction, placement
and routing. However we are not free to optimize capacitance independently. For
example reducing device sizes reduces physical capacitance, but it also reduces the
current drive ability of the transistors making the circuit operate more slowly. This
loss in performance might prevent us from lowering Vdd as much as we might oth-
erwise be able to do. If the designer is free to scale voltage it does not make sense
to minimize physical capacitance without considering the side effects. Likewise, if
voltage and/or activity can be significantly reduced by allowing some increase in
interconnect capacitance, then this may result in a net decrease in power.
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2.3.3 Activity
A chip can contain a huge amount of physical capacitance, but if it does not switch
then no dynamic power will be consumed. The activity determines how often this
switching occurs. As given in (2.4) there are two components to switching activity.
the first is the data rate, fclk , which reflects how often on average, new data arrives
at each node. This data might or might not be different from the previous data
value. In this sense, the data rate fclk describes how often on average, switching
could occur. For example, in synchronous systems fclk might correspond to the
clock frequency.
The second component of activity is the data activity, α0   1, corresponding to
the expected number of energy consuming transitions that will be triggered by the
arrival of each new piece of data. So while fclk determines the average periodicity
of data arrivals, α0   1 determines how many transitions each arrival will spark. For
circuits that do not experience glitching α0   1 can be interpreted as the probability
that an energy consuming (zero to one) transition will occur during a single clock
period.
Calculation of α0   1 is difficult as it depends not only on the switching activities
of the circuit inputs and the logic function of the circuit, but also on the spatial and
temporal correlations among the circuit inputs. The data activity inside a 16-bit
multiplier may change by as much as one order of magnitude as a function of input
correlations [46].
The data activity α0   1 can be combined with the physical capacitance CL to
obtain an effective capacitance, Ce f f   α0   1  CL which describes the average ca-
pacitance charged during each 1   fclk period. This reflects the fact that neither the
physical capacitance nor the activity alone determines dynamic power consump-
tion. Evaluating the effective capacitance of a design is non-trivial, as it requires
knowledge of both the physical aspects of the design (such as technology param-
eters, circuit structure, delay model) as well as the signal statistics (data activity
and correlations). This explains why, when lacking proper tools, power analysis is
often deferred to the latest stages of the design process.
2.4 Minimizing power consumption
We have seen the design variables that effect the dynamic power consumption of
a CMOS circuit. Now we will investigate the power minimization problem from
various design aspects that effect power dissipation: technology, circuit techniques,
architectures and algorithms.
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2.4.1 Technology
An optimization that could be done at this level is driven by voltage scaling. As
seen in section 2.3.1, it is necessary to scale supply voltage for a quadratic im-
provement in energy per transition. Unfortunately, we pay a speed penalty for a
Vdd reduction with delays increasing, as Vdd approaches the threshold voltage of
the devices. The simple first order relationship between Vdd and gate delay, td for
a CMOS gate is given in 2.5,
td
 
2

CL

Vdd
µ

Cox


W   L 


Vdd   Vt  2
(2.5)
The objective is to reduce power consumption while keeping the throughput
of the overall system fixed. Therefore compensation for these delays at low volt-
ages is required. Section 2.4.3 will present architectural techniques for meeting
throughput constraints.
At the technology level, an approach to reduce the supply voltage without loss
in throughput is to lower the threshold voltage of the devices. However, lower
threshold means higher stand-by power consumption, therefore only transistors
that comprise delay-critical paths should be modified. These multi-threshold cir-
cuits attract significant research interest [76, 53, 79].
Since a significant power improvement can be gained by the use of low-
threshold devices, another issue to address is how low the thresholds can be re-
duced. The limit is set by the requirement to retain adequate noise margins and the
increase in subthreshold currents.
2.4.2 Circuit techniques
There are a number of options available in choosing the basic circuit approach and
topology for implementing various logic and arithmetic functions. Choices be-
tween static vs. dynamic implementations, pass-transistor vs. conventional CMOS
logic styles, and synchronous vs. asynchronous timing are just some of the options
open to the system designer. At the RT level, there are also various architectural
choices for implementing a given logic function; for example to implement an
adder module one can utilize a ripple-carry, carry-select, or carry-lookahead topol-
ogy.
Dynamic vs. static logic
Dynamic logic has some inherent advantages in a number of areas including (1)
reduced switching activity due to hazards, (2) elimination of short-circuit dissipa-
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tion, and (3) reduced parasitic node capacitances. These are explained briefly in
the following.
(1) Static designs can exhibit spurious transitions (also called dynamic hazards
[64]) due to finite propagation delays from one logic block to the next i.e., a node
can have multiple transitions in a clock cycle before settling to the correct level.
The number of these extra transitions is a function of input patterns, internal state
assignment in the logic design, delay skew and logic depth. Though it is possible
with careful logic design to eliminate these transitions, dynamic logic does not have
this problem, since any node can undergo at most one power consuming transition
per clock cycle.
(2) Short circuit currents caused by a direct path from power supply to ground
are found in static CMOS circuits. However, by sizing transistors for equal rise and
fall times, the short-circuit component of the total power can be kept to less than
20% of the dynamic switching component [37]. Dynamic logic does not exhibit
this problem, except for those cases in which static pull-up devices are used to
control charge sharing.
(3) Dynamic logic typically uses fewer transistors to implement a given logic
function, which reduces the amount of capacitance being switched.
The one area dynamic logic has a distinct disadvantage is the requirement for
a precharge operation and the “charge sharing” problem. In dynamic logic ev-
ery node must be precharged every clock cycle. Even when the logic inputs do not
change, output nodes with “low” voltages (logic zero) are precharged only to be im-
mediately discharged again as the node is evaluated. The other drawback, “charge
sharing” stems from turned on NMOS transistors that short-circuit the output node
to internal nodes. Even if the gate should not evaluate to logic zero as there is no
direct path to the ground, charge sharing may cause the output voltage level to drop
significantly and cause the next logic stage to interpret a logic zero instead of logic
one. Charge sharing can be solved by using a weak static pull-up device (PMOS
transistor), unfortunately this means static power consumption.
Finally, power-down techniques achieved by disabling the clock signal have
been used effectively in static circuits, but are not as well suited for dynamic tech-
niques.
Pass-transistor vs. static logic
Complementary pass-transistor logic (CPL) family is one form of logic that is pop-
ular in NMOS-rich circuits [64, 51]. The gate design uses only NMOS transistors
and requires the inverted input signals as well to implement Karnaugh maps for
logic functions. As logic signals are only passed through NMOS transistors, the
“high” output signal may deteriorate because of threshold voltage drops. This will
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require the output signals to be regenerated by inverters/buffers.
Pass-transistor logic is attractive as fewer transistors are required to implement
important logic functions, such as XOR’s which only require two pass transistors
in a CPL implementation. This particularly efficient implementation of an XOR is
important since it is key to most arithmetic functions, permitting adders and mul-
tipliers to be created using a minimal number of devices. Likewise, multiplexers,
registers, and other key building blocks are simplified using pass-gate designs.
However, a CPL implementation (explained in detail in [51]) has two basic
problems: (1) the threshold drop across the pass transistors results in reduced cur-
rent drive and hence slower operation at reduced supply voltages and (2) The "high"
input voltage level at the regenerative inverters is not Vdd , therefore the PMOS de-
vice in the inverter is not fully turned off. This may cause significant static power
dissipation.
Synchronous vs. asynchronous
In synchronous designs, the logic between registers is continuously computing ev-
ery clock cycle based on its new inputs. To reduce the power consumption in
synchronous designs, it is important to minimize switching activity by powering
down execution units when they are not performing useful operations.
While the design of synchronous circuits requires special design effort and
power-down circuitry to detect and shut down unused units (clock gating), asyn-
chronous logic has inherent power-down of unused modules, since transitions oc-
cur only when necessary. However, asynchronous implementations require the
generation of a completion signal indicating the validity of the output signals. This
control logic represents an overhead in terms of silicon area, speed and power
consumption. Therefore, one has to ask whether or not, the use of asynchronous
techniques result in a substantial improvement over the synchronous counterpart
[47].
Circuit topology
Independent of the logic style used, the topology to implement a given function
can affect the capacitance switched. For instance, let’s consider a ripple-carry vs.
carry select adder. These designs are explained in detail in [64].
In order to do addition faster, a carry-select adder (CSA) incorporates dual
carry path. One carry path assumes logic zero at the carry input signal, and the
other assumes a logic one. Therefore, one of these paths is computing irrelevant
outputs. Furthermore selecting the actual carry and sum requires extra circuitry.
Obviously, the number of transitions per addition is bigger in the carry select adder
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assuming both adders being implemented in static CMOS logic style. Ideally, it is
always better to use a topology that consumes the least amount of energy per op-
eration. Unfortunately, the choice of circuit approach is not independent of circuit
speed. At large bit-widths, the CSA is faster than the ripple carry adder. This speed
advantage can be used to lower the supply voltage while keeping the throughput of
the system constant. Consequently a CSA could very well be the low power choice
even though it switches more capacitance.
2.4.3 Architecture optimization
As seen in equation 2.5, gate delays increase drastically, when supply voltage ap-
proaches the threshold voltage of the MOS transistor. There are two architectural
techniques that can improve the speed of the circuit under reduced supply voltage:
(1) Pipelining: It is a powerful transformation of the datapath to reduce the crit-
ical path of the system and improve the speed. It involves the insertion of delay ele-
ments/flip flops at specific points of a data flow graph of an algorithm/architecture.
The speed gained by this transformation can be traded for low power by voltage
scaling.
(2) Parallelism: It is similar to pipelining in that it exploits parallelism in a
system, however here this is achieved by duplicating hardware in order to perform
a number of similar tasks concurrently.
The authors of [19] show the advantages of both approaches through an adder-
comparator example. The original design consists of an adder followed by a com-
parator with equal circuit delays. There are registers at the input of the adder and
the comparator. The pipelined version is created by inserting registers in between
the adder and comparator. The supply voltage could be scaled down as the pipeline
register allows the delays to increase by a factor of two. This is due to the equal cir-
cuit delay assumption for both the adder and the comparator. The parallel version
is created by using a pair of adder-comparator structures. Each adder-comparator
unit runs two times slower than the original design. By overlapping the operation
of each adder-comparator unit, this version selects the available output from the
“finished” adder-comparator unit via a multiplexer. This parallel version still com-
municates data with the external world using the original clock rate even though
the individual units work slower. This speed gain can be traded for low power by
scaling the supply voltage. The gains for both approaches in terms of power con-
sumption are similar. However pipelining has a smaller area overhead compared to
hardware duplication. One could of course combine both approaches to gain even
more improvements in speed.
2.5. Summary 17
2.4.4 Algorithm
Choosing the algorithm to implement the application at hand represent the most
important decision in meeting the power constraints. From the previous section,
we can deduce that in order to reap the greatest architectural gains, the ability to
parallelize an algorithm will be critical, and the basic computation must be opti-
mized, as the basic theme in low power design is voltage reduction.
Therefore, at the algorithmic level, transformations that can be used to increase
speed and allow lower voltages are useful. Often these approaches translate into
larger silicon area; hence the approach has been termed trading area for power.
Design exploration at this level require methods and tools to guide the system-on-
chip designer.
Another technique for low power design is to avoid wasteful activity. At the
algorithm level, the size and complexity of a given algorithm i.e. operation counts,
word lengths and so on determine the activity. If there are several algorithms for a
given task, the one with the least number of operations (arithmetic operation, mem-
ory access etc.) is generally preferable. A study based on the vector quantization
algorithm [60] supports the importance of optimizing at this level.
Algorithm optimization should also consider memory usage as memory access
in digital systems is typically expensive in terms of power. At the architectural
level, using memory hierarchy to reduce power consumption is a well-known idea.
This is based on the fact that memory power consumption primarily depends on
the access frequency and the size of the memory [28]. At the algorithmic level,
optimizations that reduce memory access frequency (exploitation of temporal lo-
cality [84]), and HW/SW partitioning of a system based on minimizing memory
requirements are important aspects of design that effect memory and hence overall
system power consumption [22].
2.5 Summary
Present-day technologies possess computing capabilities that enable the design of
powerful work stations, sophisticated computer graphics, and multi-media appli-
cations such as real-time audio and video signal processing. Furthermore, users of
these applications have the desire to access this computation at any location. Thus,
the requirement of portability has put severe restrictions on size, speed and power
consumption. Improvements in battery technology are being made, but it is highly
unlikely that a dramatic solution to power is forthcoming.
Interest in low power has urged the researchers to look at the problem from
the designer’s point of view. Techniques at various levels of design abstraction
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are being investigated. This chapter introduced the source of the problem and
presented some of the techniques involved.
Chapter 3
Related Work
This chapter presents a collection of state-of-the-art work within the applica-
tion/domain specific programmable computing field. As power dissipation is be-
coming a major concern accompanied by time-to-market issues, we can identify
mainly three research areas that focus on flexible and low-power platforms:
(1) Programmable DSPs are among the oldest domain-specific processors,
their specific application domain being digital signal processing. Section 3.1 will
present programmable DSPs, their assets and the architectural evolution they have
gone through since their introduction.
(2) When flexibility is of concern, reconfigurable architectures have also been
preferred design solutions for signal processing algorithms during the past couple
of decades. Section 3.2 will focus on recent developments and trends within the
field.
(3) Section 3.3 will present work regarding automated ASIP (application-
specific instruction set processor) design methodologies and/or techniques that as-
sist the system-on-chip designer in developing domain-specific computer architec-
tures.
Finally, section 3.4 will summarize the chapter
3.1 Programmable DSPs
Programmable DSPs are specialized microprocessors for real-time number crunch-
ing [26, 27]. Because of their specialized applications, programmable DSPs have
evolved architectures that are significantly different from conventional micropro-
cessors. With special arithmetic capabilities and data addressing modes, DSPs
have consistently outperformed microprocessors in signal processing applications.
One could say that a programmable DSP is a domain-specific processor that targets
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signal processing.
Moreover, the current trend in the electronics market indicates that wireless
technologies for mobile applications are becoming a reality for the new millen-
nium [31]. The vision of future telecommunications is “information at any time,
any place, and in any form”. In the core of these sophisticated applications lie
intensive signal processing algorithms thus an increasing need for DSP processors
in general. Realizing that DSP processors have already become a driving force in
both multimedia and communications, conventional microprocessors have added
increasingly more DSP extensions to their products over the past three years [91].
As these battery-powered constantly evolving/changing mobile applications
push for flexible and low-power system-on-chip solutions, DSP vendors are putting
more effort into architecture and process enhancements in order to obtain energy-
efficient DSP processors. One such approach taken by DSP vendors is to opti-
mize DSP architectures with an application domain in mind i.e., to design domain-
specific DSPs. For instance, Texas Instruments’ C54x family, is optimized for
wireless applications [32]. This processor has a domain-specific compare, select,
and store unit (CSSU) to accelerate the Viterbi butterfly operations that are part
of many communications algorithms. Texas Instruments extended the basic archi-
tecture of c54x family further by adding one more MAC unit, thereby increasing
instruction level parallelism. The end low power DSP product family is called the
c55x family. Other DSPs on the market that target wireless applications are the
Lucent 16000 series [11] and the ADI21xx series from Analog Devices.
A domain-specific approach has also been chosen to design the Lode DSP core
[89]. It is a 16-bit DSP engine developed specifically for next generation wireless
digital systems. It has a dual multiply-accumulate unit with two data buses, and
an ALU unit. The internal bus network is designed such that all three units (2
MAC, ALU) are operating in parallel. With a smart organization of the dual MAC
unit as shown in figure 3.1, the processor requires only half the number of mem-
ory accesses during an FIR filter computation compared to a conventional DSP
processor.
The organization in figure 3.1 computes two outputs in parallel with 2N+1
memory accesses. Here N is the order of the FIR filter being computed. In a tradi-
tional single MAC DSP, each output sample is computed in sequence and requires
2N memory accesses. Notice the shift register that contributes this performance
increase in figure 3.1. That local register will shift the input samples. Data bus
0 will be fetching the coefficients, whereas data bus 1 will be fetching input data.
The first accumulator, a0, will store y

n  output, and the second accumulator will
store y

n
 1  output. This structure can be generalized to contain N MACs in par-
allel connected by a delay line, resulting in an N-fold increase of the performance.
The performance increase of the architecture can be used to achieve low power by
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Figure 3.1: Dual MAC architecture of the Lode DSP core, Verbauwhede et al.
slowing the clock rate or to add more functionality in software.
DSP processor architectures are also evolving towards more instruction level
parallelism [45]. This is achieved by VLIW (Very Long Instruction Word) instruc-
tion set processors that contain multiple execution units such as MAC units, ALUs
and address generator units that are operating in parallel. The CARMEL core from
Infineon is such a VLIW architecture that can do 6 simultaneous operations. It is a
16-bit, fixed point DSP core that targets advanced communications and consumer
applications. Its modular architecture allows for complete SoC implementations.
The datapath of the architecture consists of 2 ALUs, 2 MAC units, an exponent
unit and a barrel shifter. The exponent unit is used for determining a shift value
to normalize 16-, 32- or 40-bit input operands. The core has three distinct classes
of instruction types corresponding to 24-, 48-, and 144-bits. The 144-bit block in-
struction is used to specify two ALU and two MAC operations together with two
data moves.
In some designs, the performance improvements obtained through parallelism
can be traded with low power consumption [89, 52] by using low voltage and slow
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clock frequency. One such DSP architecture is from Kumura et al. [52]. It is a
4-way VLIW machine, with 2 MACs, 2 ALUs, 2 data address units (DAUs) and
a system control unit (SCU). Up to four units among these can work during the
same clock cycle. The MACs execute 16 x 16-bit multiply and 40 bit multiply-
accumulate operations. The instructions of [52] are either 16 or 32-bit wide and
can be grouped into 64-bit instruction packets. The functional block diagram of
the processor is shown in figure 3.2. It has 8 general purpose registers and 16 data
address registers.
Figure 3.2: Functional block diagram of the DSP-core for 3G mobile terminals by
Kumura et al.
The processor in [52] is realized in 0.13 µ process, and is able to perform both
video and speech codec for 3G wireless communications at 384 kbit/sec with a
power consumption of approximately 50 mW at 0.9 Volts while running 250 MHz
system clock.
Lai et al. describes another domain-specific DSP core in [54]. The applica-
tion domain of interest is the MP3 decoding algorithm. It is a 4-stage pipeline:
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instruction fetch, instruction decode, operand fetch and instruction execution. The
authors of [54] use instruction level clock gating i.e., clocking only the necessary
pipe stages/modules during the execution of a single instruction. The design em-
ploys three power modes: (1) running mode, (2) idle, and (3) shutdown in order
to reduce unnecessary switching activity. The instruction set has 92 instructions
in total. The authors of [54] do not provide power figures but the techniques they
present are interesting within the low power processor design context.
It is also relevant to mention a couple of state of the art low-power DSP’s in-
tended for audio applications. The designs presented in [63] and [58] all use a vari-
ety of full-custom circuit techniques, and some of them even use dual Vt processes
to obtain high speed and low standby power consumption at the same time. The
Coyote processor developed by GN Resound and Audiologic is among the most
power efficient designs in existence today [61, 5]. This design significantly resem-
bles a general-purpose DSP architecture with optimizations that emphasize audio
signal processing. It has a specialized instruction set that displays high parallelism
and a datapath with a special multiply accumulate unit called PMAC. Compared
with our approach it is a much more coarse grained processor, and when it comes to
power efficiency it benefits from a hand-crafted full-custom design methodology
and (like any other traditional general-purpose DSP) it suffers from its size and
from its highly flexible datapath that can accommodate all the algorithms within
the application domain.
Another related work is [57] where an instruction set processor with a con-
figurable datapath is presented. The application domain covers various wireless
communication standards. The datapath basically consists of simple functional
units: multipliers, ALUs and shifters. The instruction set of this architecture can
be extended with macro-operations that can configure a compound computational
unit using the basic functional units. These macro-operations are similar to the
LMS and FIRS instructions found in the TMS320C54x DSP processor. The output
of any functional unit can be input to another by a configurable feedback path. In
our approach, we also have compound functional units to decrease the instruction
count of sophisticated DSP algorithms, but we avoid the complexity of config-
urable structures. For instance, a dedicated dual-multiply-accumulate unit exists
in the IIR mini-core (presented in chapter 6) in order to handle biquad filters effi-
ciently.
It is also necessary to emphasize that the domain-specific programmable com-
puting field is growing. And it is not only low power that drives the field, as we
have encountered with some recent work in this area that focus on compute power
i.e., the ability to compute more within a given amount of time. There is an interest-
ing challenge facing multimedia and digital communication systems engineering.
The algorithmic complexity in these systems is growing at a phenomenal pace that
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the compute power delivered by DSP processors can not follow. Architectures with
heterogeneous programmable units are evolving [82, 1] to fill the compute power
gap to realize such systems.
Currently most programmable DSPs are inherently sequential machines, even
though some parallel VLIW DSPs (such as the TMS320C6x family by Texas In-
struments) have recently been developed.
3.2 Reconfigurable computing
Reconfigurable hardware has numerous advantages for many signal processing sys-
tems. For instance, customizing the datapath for irregular data widths is possible.
Specific constant values can be directly mapped to hardware, reducing implemen-
tation area, power and improving data throughput of the system. For a given sam-
pling rate, the algorithm complexity that a DSP processor can handle is limited
by the clock cycles available, which is further decided by the maximum clock
frequency. On the other hand, more parallelism is available on the reconfigurable
hardware, and the application designer has more freedom to deal with sophisticated
signal processing.
The inherent data parallelism found in many DSP functions has made DSP al-
gorithms ideal candidates for hardware implementation. Before the introduction of
Field Programmable Gate Arrays (FPGA) in mid 80ies, semi-custom approaches
such as mask-programmed gate arrays (MPGAs) were often the choice of applica-
tion designers for implementing DSP type of applications, mainly for speed, cost,
and time-to-market concerns [17]. However as easy as it was to implement an
application on an MPGA, the end product was not flexible. In the electronics in-
dustry, not only time-to-market is vital, but it is also very important that financial
risk incurred in the development of the new product is limited so that more new
ideas can be prototyped. FPGAs have emerged as the ultimate solution to these
time-to-market and risk problems because they provide instant manufacturing and
very low cost prototypes.
Conventional FPGAs contain an array of uncommitted elements (configurable
logic blocks, CLBs) that can be interconnected in a general way. A typical CLB
consists of a 4-input look-up table, a few multiplexers as well as flip-flops. The
look-up table can be used to implement any 4-input combinational logic circuit by
mapping the truth table of the desired function. These structures offer fine-grained
parallelism i.e., logic functionality and interconnect connectivity is programmable
at the bit level. Recently the trend in FPGA architectures has been shifting to the
use of more complex CLBs. While fine-grained look-up table FPGAs are effective
for bit-level computations, many DSP applications benefit from modular arithmetic
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operations that suit coarse-grained configurable devices better. Some of the archi-
tectures of this nature are PADDI [23], Matrix [25], and ReMarc [83].
The PADDI [23] device is a DSP-optimized multiprocessor architecture that
includes 8 coarse-grained configurable blocks, so-called EXUs (Execution Units).
The architecture is shown in figure 3.3.
Figure 3.3: The PADDI architecture.
An EXU consist of a small local instruction store, and a configurable datapath
with dual-ported register files that could be used to implement delay lines, mul-
tiplexers, registers and an ALU. Mapping an application onto the PADDI archi-
tecture involves partitioning the data flow graph onto several EXUs. The overall
control is achieved by distributing a global address to all EXUs. This results in
each EXU fetching and decoding an instruction from its local memory. Communi-
cation paths between processors are configured through a cross bar switch and can
be changed on a per-cycle basis.
Compared to fine-grained FPGAs, the PADDI device enjoys a very fast ALU
as it is a dedicated hard block. Furthermore, it supports flexible routing of large
data buses and fast re-configuration of its EXUs through hardware multiplexing.
All these advantages are related to performance metrics. Power consumption of
this device has not been compared to other approaches in [23].
The Matrix [25] is composed of an array of identical 8-bit functional units
called BFU (basic functional unit) overlayed with a configurable network. Each
functional unit contains 256x8 bit memory, an ALU, multiply unit, and some con-
trol logic. While PADDI has a VLIW-like control word, which is distributed to
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all EXUs, the Matrix exhibits more MIMD characteristics. The Matrix operation
is pipelined at the BFU level, and furthermore each BFU can function as either
instruction memory, data memory, or ALU. It has similar advantages to that of the
PADDI compared to a fine-grained FPGA architecture.
The ReMarc [83] architecture targeted to multimedia applications exhibits
SIMD-like characteristics with a control word distributed to all processors. It has
a two-dimensional grid of 16-bit processors. The architecture is evaluated through
a comparison with a conventional FPGA based co-processor. The speed-up of the
application that can be achieved by both designs are similar, however the ReMarc
architecture occupies a smaller area for the same speed-up factor.
Recently, a booming interest in reconfigurable logic originates from the mul-
timedia and telecommunication community [55, 20]. The said application domain
requires easily adaptable platforms for changing standards, and algorithms.
Lange et al. [55] proposes a hardware accelerator for future telecommunication
systems based on a generic multiply-accumulate based configurable processing ele-
ment (PE). The accelerator architecture as shown in figure 3.4 consists of a number
of processing elements that are connected to a Read/Write memory for data I/O.
The configuration of the PEs occur every clock cycle therefore the accelerator is
reconfigurable during run time.
PE1
PE1
Read/Write
Memory
Control FSM
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Figure 3.4: Hardware accelerator architecture.
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The multiply-accumulate based PE described in [55] contains two multipli-
ers, three adder/subtracter units, two accumulators and several data registers. The
PE can efficiently perform multiply-accumulate or multiply-add based algorithms
like FFT/IFFT (Finite Fourier Transform, Inverse FFT), real and complex valued
FIR filtering, matrix-vector, or matrix-matrix multiplications as well as algorithms
composed of these basic operations such as DCT/IDCT (Discrete Cosine Trans-
form, Inverse DCT) or discrete wavelet transforms. The PE is shown in figure 3.5.
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Figure 3.5: Reconfigurable multiply-accumulate based processing element.
The hardware accelerator described in [55] outperforms Infineon’s CARMEL
10xx and TMS320C55x by Texas Instruments. Its main advantage compared
to conventional hardware accelerators is its reconfigurability, hence its flexibility
within the application domain.
In general, coarse-grained reconfigurable architectures have been investigated
for performance improvements. Coudhary et al. at Philips Research investigate
these architectures also from the energy consumption point of view as well [20].
Their reconfigurable coprocessor architecture, targeting audio codec algorithms
consists of a grid of 32 coarse-grained processing and storage units (PSUs). Each
PSU includes a multiplier, register files, and memory blocks. One such PSU is
capable of performing a multiply, multiply-accumulate or multiply-subtract opera-
tion, while getting its data from the local memory blocks or the register files. The
connections among the PSUs can be setup in an FPGA-like style as a homoge-
neous grid or as an irregular partially connected network. The coprocessor shares
data memory with the host processor for data communication. A mapping of an
application onto the coprocessor involves identifying time critical parts of an appli-
cation called kernels. These kernels are replaced with remote procedure calls in the
original source code. The simulations of the synthesized RTL level implementation
of the coprocessor exhibits an order of magnitude lower energy consumption and
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two orders of magnitude speed-up than the ARM7 RISC processor [20]. The co-
processor architecture has the added advantage of flexibility within the application
domain.
The FPGA industry is also following a similar trend towards coarse-grained
architectures. For example the new Xilinx Virtex II Pro platform FPGAs contain
dual-ported block RAMs, 18x18 multipliers, up to 4 IBM PowerPC processor cores
[7] as coarse-grained CLBs.
Reconfigurable hardware has been capable of matching an inherently paral-
lel application better than a general-purpose machine in terms of performance
[35, 36, 90]. Currently some researchers are looking into the possibility of
using reconfigurable hardware as a design alternative for low power and pro-
grammable platforms. We have already mentioned about [20]. Another related
work within this context is the Pleiades project [10, 77, 93]. Here an on-chip
general-purpose microprocessor (ARM8) is augmented with an array of hetero-
geneous programmable units called “satellite processors” that are connected by a
reconfigurable network as shown in figure 3.6.
Figure 3.6: The Pleides architecture by Rabaey et al.
While the microprocessor supports the control-intensive components of the ap-
plications, repetitive and regular data-intensive loops are directly mapped onto the
array of satellites by downloading some parameters and by configuring the inter-
connections between them. A typical satellite processor in this approach would
be a multiply-accumulate unit, a memory or an address generator, and the config-
uration of the satellite processors corresponds to wiring up a dedicated data-flow
circuit. To accommodate the need for non-numerical computations the chip also
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has a block of traditional fine-grain FPGA logic. Because the communication rate
between the satellite processors is rather high - typically close to the clock rate,
the interconnection network is highly optimized, exploiting low-swing full-custom
circuitry [94]. In this respect our approach is different (see chapter 5): our stored-
program instruction set processors keep data structures and operator modules local,
and the inter processor communication typically occur at a low rate close to the
sampling rate.
3.3 HW/SW Co-design
Another line of research that relates to our work is the work on application specific
instruction set processor (ASIP) synthesis. In the literature, two main approaches
have been reported to solve the synthesis problem. Given a set of algorithms,
• Synthesize an ASIP from scratch [21]. The design process begins with a
thorough examination of the application set to determine the hardware and
the instruction set that will best implement the algorithms.
• Use a template DSP core architecture and remove instructions in an iterative
process called instruction subsetting [24]. This approach aims to customize
an existing processor to the application set.
Cousin et. al., [21] proposes a multi-algorithm synthesis technique as designing
an ASIP from a customized ASIC. The input to their high-level synthesis system,
Breizh Synthesis System in order to synthesize an ASIC, is a behavioral specifica-
tion of a DSP algorithm with a timing constraint. BSS generates a register-register
architecture model at the RT level. This structural model consists of a processing
unit (PU), of a memory unit (MU) and of a finite state machine (FSM). The syn-
thesis process of an ASIP is an incremental process that examines the behavioral
descriptions of each algorithm within the application domain. The FSM of each
synthesized algorithm is further studied to extract parallel elementary operations
that could form complex instructions. The ASIP design eventually will have an
instruction decoder instead of the single FSMs. The synthesis system is coupled
with high-level power estimation to enable early design space exploration.
The authors of [24] propose instruction subsetting as a means of reducing
power consumption. Instruction subsetting is defined as creating an ASIP from
a more general DSP processor by removing unneeded instructions and resources.
Unlike [24], we consider a bottom-up approach to our mini-core (specialized in-
struction set processor) designs where instruction set design and datapath cus-
tomization is an integrated process. The end mini-core design may look signifi-
cantly different from a general purpose DSP processor. For instance the AMAC
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(add-multiply-accumulate), DMDA (dual-multiply-dual-add) units of the FIR and
IIR mini-core designs that will be discussed later, as well as the special register file
design for the IIR mini-core are custom made functional units that are not common
in a general purpose DSP processor. We also aim at reducing the instruction count
for a given task in order to reduce excess power related to instruction fetching and
interpretation whereas the technique proposed by [24] may result with higher in-
struction counts for an ASIP design than a general purpose DSP. This is accepted
in [24] provided that the improvements in the speed of the hardware by using only
simple instructions compensate for any increase in the instruction count of pro-
grams. This is in contrast to our goal of providing a slow clock frequency for
mini-cores in order to achieve low power.
Another way of determining an application specific instruction set is proposed
by Despain et. al. [41]. Their design automation system (ASIA, Automatic Syn-
thesis of Instruction-set Architectures) synthesizes instruction sets from applica-
tion benchmarks. The benchmarks are represented as control/data flow graphs of
micro-operations (MOP) such as addition, subtraction etc. The MOPs are sched-
uled into time steps subject to constraints of dependencies, hardware resources and
instruction word length. Instructions are formed during the scheduling phase. An
objective function of cycle counts and instruction set size is used to guide the de-
sign process. Simulated annealing algorithm is used to solve for the schedules.
The target architecture is a pipelined datapath. However, an important limitation
of the approach is for the designers to manually specify the number of hardware
resources, which may take several iterations to find the best hardware allocation.
The desire for automating an ASIP design also invokes researchers to devise a
retargetable framework that will enable software and hardware designers to concur-
rently perform design space exploration. A processor description that will cover
the instruction-set, behavioral, and timing models of the hardware is needed to
provide all essential information for the generation of software tools (compiler, as-
sembler, linker, and simulator). Moreover the description should also cover micro-
architectural details to enable generation of HDL code for the modeled processor.
Such a design framework based on a machine description language (LISA) is pro-
posed by Hoffmann et. al. [39].
3.4 Summary
As power has become an important design metric with the advent of portable com-
puting, hardwired ASICs has been the designer’s choice for most of these applica-
tions. However, the need to incorporate flexibility because of constantly evolving
standards has urged the academia and the industry to find a decent compromise
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between power and flexibility.
In this chapter we have looked at 3 different ways of designing flexible and low
power/high performance systems.
First, we have examined domain-specific programmable DSP architectures.
These architectures typically resemble a general purpose DSP architecture with
some special hardware units and/or instructions that match a certain application
domain efficiently in terms of instruction clock cycles and energy consumption.
Because of well-known capabilities in matching signal processing applications,
reconfigurable computing is also heavily being investigated. Recently FPGA archi-
tectures have been shifting from fine-grained bit-level programmability to coarse-
grained structures, where a configurable logic block (CLB) can be as complex as a
multiplier, memory or even a processor core. As DSP applications are dominated
by arithmetic operations, this shift in hardware proves to be advantageous in terms
of algorithm performance. There has also been some reported work in literature
that hints improved energy consumption figures compared to programmable DSPs.
Last, but not the least, automated design methodologies are also attracting
some interest. Retargetable design frameworks, techniques/algorithms for creating
application-specific instruction sets, stripping off a DSP architecture by removing
unnecessary resources are among the several approaches we have studied. Work in
this area is mostly about providing the necessary tools for early design exploration,
and reducing time-to-market in creating ASIP based SoC designs.
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Chapter 4
Algorithm Suite for Hearing Aids
This chapter starts with an introduction of the hearing aid algorithm studied previ-
ously [8]. Even though the algorithm is old, it provides a basic understanding of the
hearing aid functionality. It also gives some insight into application domain char-
acteristics, such as sampling rate, communication requirements, computationally
demanding parts etc. This is explained in section 4.1.
Section 4.2 will present the aim of this algorithm study, whereas the rest of
the chapter will describe the set of algorithms that are of interest for hearing aid
applications. Theory for each algorithm will be given, and the emphasis will be
mainly on implementation of these algorithms. For this purpose at the end of each
algorithm description, ideas regarding its implementation will be presented.
4.1 An example application: DigiFocus algorithm
The DigiFocus algorithm is the backbone of the signal processing circuitry used in
the DigiFocus hearing aid manufactured by Oticon A/S.
The human ear is able to perform sophisticated signal processing on incom-
ing signals. For example, there are auditory systems for making sense of target
signals despite noisy environments. The ear can measure fine frequency and in-
tensity differences. It is commonly agreed that the auditory nerve processes sound
tonotopically; that is by having different nerve bundles be sensitive to different fre-
quencies [16]. This notion of the auditory system as a sophisticated filter bank is
the basis of research in audiology.
The task of a hearing aid is to improve speech intelligibility for the user, while
maintaining user comfort. The residual auditory area varies greatly among people
with hearing losses. Therefore a need for an arbitrary and instantaneous adjustable
frequency response exists.
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This makes it necessary to customize the frequency response of each hearing
aid to its user. The hearing aid algorithm consists of three main parts as shown in
figure 4.1.
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Figure 4.1: Overview of the DigiFocus algorithm
The filter bank splits the input signal into seven frequency bands. These are
weighed individually in the attenuation block and merged into two frequency
bands. Finally, these two signals go through additional signal processing in the
compressors, namely HF and LF (high and low frequency). The filter bank consti-
tutes about half of the signal processing circuitry in the hearing aid. As illustrated
in figure 4.2, it consists of a tree structure of complementary interpolated linear
phase FIR filters [59].
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Figure 4.2: Filter bank
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Figure 4.3: Input sine wave.
The tasks of the HF and LF compressors are to reduce the dynamic range of
the signal. The outputs from the compressors are more comfortable for the user as
large amplitudes are attenuated and small amplitudes are amplified.
The operation of the algorithm can be best explained with an I/O behaviour.
For this purpose, the algorithm has been coded in matlab. Figures 4.3 and 4.4
illustrate how it works. Figure 4.3 shows the input signal that is a 2 KHz sine wave
whose amplitude changes rapidly. We assume no attenuation of the sub-bands.
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Figure 4.4: Output of the hearing aid.
Figure 4.4 shows the response of the algorithm to the input sine wave. When
the level of the input signal increases suddenly, a time duration corresponding to the
attack time elapses for the compressors to compress the dynamic range of the input
signal by attenuating it. When this situation is reversed, i.e. when the input signal
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decreases suddenly, a time duration corresponding to the release time elapses for
the compressor to expand the signal into its normal shape.
4.2 Motivation for algorithm study
As our intention is to devise a programmable platform, during the algorithm study
phase we will aim for a specialized stored instruction set processor for each algo-
rithm. Therefore, we will analyze algorithms for features that could lead to efficient
low power processor implementations. However, we will not discuss the overall
system architecture, nor will we answer questions regarding how these processors
can be united or how the actual processors should be implemented.
The basic idea behind low power processor design is to reduce the number
of basic steps and clock cycles for the execution of a given task [74]. In a pro-
grammable processor this corresponds to reducing the number of instructions in a
task, as well as the clock cycles per instruction (CPI).
A related issue in programmable architectures is the excess power consump-
tion related to fetching and decoding instructions on a complex, general-purpose
datapath. For example, the processing core of the TMS320C5x family of general-
purpose DSPs from Texas Instruments draws a total current of 55mA from a 5V
supply when executing a typical DSP application program with a 20% mix of
multiply-accumulate operations [43]. Instruction fetching and decoding is respon-
sible for 42 mA, i.e., 76%, of the total supply current.
Reducing the CPI is an architectural decision and largely depends on the imple-
mentation of the processor. Chapter 6 will talk about the implementation of these
processors. However we can still look at how to reduce the instruction count for an
algorithm within the application domain. This will help us to devise an ASIP for
each algorithm suite.
There are two ways to reduce the instruction count of an application,
• Create powerful instructions that do more work in a single clock cycle than
an ordinary add, sub instruction, which exist on any programmable DSP. An
add-multiply-accumulate instruction is such a powerful instruction that will
be presented in section 4.3.1.
• Incorporate a loop cache buffer that stores the decoded control signals of the
inner loop instructions and avoids referring to the instruction memory for
executing the remaining iterations of a loop. A similar approach to a loop
cache buffer for reducing the number of instruction fetch and decodes is to
use vector instructions that work on a stream of data. A vector instruction
will be decoded for once and the computation on the operand vectors will
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take as many clock cycles as required, preventing the need to fetch and de-
code the same scalar instruction/operation for each element of the source
vector operands.
As it will be clear later in the chapter, most DSP algorithms within this appli-
cation domain exhibit loop behaviour, which comes in two flavors:
• algorithms that consist of repeated computational patterns that do more work
on input data. For example a symmetric FIR filter that consists of add-
multiply-accumulate operations.
• algorithms that involve operations performed on a stream of data. These
algorithms can be formulated as a collection of vector operations, such as
addition, subtraction performed on vector operands.
Fortunately, the properties of the algorithms given above are willing to com-
ply with the techniques for reducing the instruction count/basic steps of a DSP
algorithm within the application domain. Furthermore these algorithms are loop
intensive, meaning that it is quite likely that time spent in executing the inner loop
computation will be dominant. Therefore we will be optimizing for the common
case when we are focusing on the loop behaviour.
4.3 Filter algorithms
The term filter is often used to describe a device in the form of physical hardware
or software that is applied to a noisy set of data in order to extract information
about a prescribed quantity of interest.
In general linear time-invariant discrete-time filters are characterized by the
general linear constant coefficient difference equation given in (4.1).
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Filters are divided into two categories according to their impulse response,
those that have a finite-duration impulse response (FIR) and those that have an
infinite-duration impulse response (IIR).
4.3.1 Finite Impulse Response filters
In general an FIR filter is described by the difference equation given in (4.2).
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Such a difference equation can be implemented using a transversal filter [81]
as shown in figure 4.5. The transversal filter, which is also referred to as a tapped-
delay line filter, consists of three basic elements: (1) unit-delay element, (2) multi-
plier, and (3) adder.
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Figure 4.5: Transversal filter.
The number of delay elements used in the filter determines the finite duration
of its impulse response. The number of delay elements, shown as M in figure 4.5
is commonly referred as the filter order. The role of each multiplier in the filter is
to multiply the tap input by a filter coefficient called tap weight.
Linear Phase FIR filters
Because of its linear phase response, FIR filters are extensively used in existing
DSP applications. For an FIR filter to have linear phase, its impulse response
should satisfy the following symmetry (+), asymmetry (-) condition.
h
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1
 
n  n   0  1  M
 
1 (4.3)
M is the order of the FIR filter. The condition in (4.3) combined with interpo-
lation leads to efficient implementation of narrowband linear phase FIR filters as
shown in figure 4.6.
Interpolation requires filling zeros to the impulse response of the FIR filter,
therefore only a small number of the taps exist in these filters. The condition in
(4.3) can be exploited to reduce the number of multiplications by folding the FIR
filter as in figure 4.6. Using the above condition, we can rewrite equation (4.2), as
in equation (4.4) provided that M is even,
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Figure 4.6: Interpolated symmetric FIR filters used in the hearing aids.
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Ideas on implementing an FIR processor
A low power programmable processor core that will handle the FIR filters de-
scribed above should have an add/subtract-multiply-accumulate (AMAC) unit as
one big combinational unit coupled with an accumulator register. This require-
ment stems from the symmetry/asymmetry condition of folded FIR filters. Having
an AMAC unit, provides several advantages in terms of reducing power consump-
tion: The entire operation sequence add  multiply  add is done in a single
step and controlled by a single instruction. This reduces a significant amount of
the effort required in instruction fetching , decoding, and controlling the datap-
ath, if the processor core were to implement this operation sequence with separate
instructions, such as add, multiply and add. The AMAC unit also avoids tempo-
rary values to be written/read to/from the register file, thus preventing excessive
data movement. These temporary variables are mapped to the wires connecting the
adder, multiplier and the accumulator of the AMAC unit.
In order to fully utilize the AMAC unit, we need to feed this unit with two data
values and a coefficient simultaneously. This implies a dual-port data memory,
which holds delay line elements of the FIR filter, and a coefficient memory.
Addressing the data memory is a challenge. We should have a data address
generation unit that should support circular buffering technique. This technique is
used to implement address pointer wraparound and therefore allows shifting the
delay line of an FIR filter in a power efficient way. For instance when a new input
is shifted into the delay line, it is replaced with the “oldest” delay element and
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the address pointer is incremented by one, now pointing to the new “oldest” delay
element. So instead of shifting all the delay elements, we modify the pointer to get
the same effect. When the address pointer reaches the end of the delay line buffer,
it is automatically wrapped around to the beginning of the same buffer. However,
each modification to the address pointer should be checked if the address pointer
is still within the bounds that specify the start and end of the delay line buffer.
An alternative way to implement FIR delay line would be to cascade registers and
form a shift register block with M registers, where M is the filter order. But this
implementation will suffer from excessive switching activity while shifting all the
delay elements. This method may only make sense if the order of the filter or
equivalently the number of registers to be cascaded is relatively small. However
FIR filters often tend to be deep and favor the former implementation.
In order to implement the general form of the FIR filtering equation (4.2), FIR
processor should have a multiply-accumulate unit and a multiply-accumulate in-
struction. This instruction coupled with circular addressing will be able to support
FIR filtering algorithms in general. If our FIR processor also supports addition,
subtraction then we could basically handle various FIR filters with various topolo-
gies and hence map the filter bank of the hearing aid to this unit. A small, simple
instruction set with specialized powerful instructions will require few instructions
to encode FIR filters, and will be easy to implement.
4.3.2 Infinite Impulse Response filters
IIR systems are described by the general difference equation given in (4.1). By
means of the z-transform, systems described by (4.1) are also characterized by the
rational system function H

z    Y   z X   z  as in (4.5).
H

z   
M
∑
k   0
bk  z
 k
1 
N
∑
k   1
ak  z
 k
(4.5)
Direct Form Realization
Equation (4.5) can be seen as two filters in cascade, that is, H

z    H1  z   H2  z 
where H1  z  and H2  z  are given in 4.6 and 4.7 respectively.
H1  z 
 
M
∑
k   0
bk  z
 k (4.6)
4.3. Filter algorithms 41
H2  z 
 
1
1 
N
∑
k   1
ak  z
 k
(4.7)
H1  z  is an FIR filter and contains all zeros of H  z  . H2  z  is an IIR filter
and contains all poles of H

z  . There are two different direct-form realizations,
characterized by whether H1  z  precedes H2  z  , or vice versa.
y(n)
b
b
b 2
1
0
−a
−a 2
1
x(n)
b M
b M−1 −a
−a N
N−1
All−zero system All−pole system
Figure 4.7: Direct form I realization.
Figure 4.7 shows the “direct form I” realization where H1  z  precedes H2  z  .
Another way of implementing H

z  is to let H2  z  precede H1  z  . This structure
shown in figure 4.8 is more compact in terms of required memory locations. It is
called “direct form II” realization.
Unfortunately both direct form realizations are extremely sensitive to param-
eter quantization, and are not recommended in practical applications. When the
order of the IIR filter, N is large, a small change in the filter coefficient due to
parameter quantization results in a large change in the locations of the poles and
zeros of the IIR filter. Therefore this sensitivity becomes more prominent, as N
42 Chapter 4. Algorithm Suite for Hearing Aids
b
b
b 2
1
0 y(n)x(n)
−a
−a 2
1
−a
−a N
N−1
b
b N−1
N
Figure 4.8: Direct form II realization (N=M).
increases. To alleviate this problem, higher order IIR filters are realized by a serial
and/or parallel combination of low order IIR filters. A typical IIR filter used for
this purpose is of second order and called a “biquad” [75]. If implemented in direct
form II, a “biquad” can be expressed as in (4.8), and (4.9). As a biquad is realized
in direct form II, one assumes N   2 in figure 4.8.
w

n    x

n 
 
a1

w

n
 
1 
 
a2

w

n
 
2  (4.8)
y

n    w

n 
 b1  w  n   1 
 b2  w  n   2  (4.9)
In equations (4.8) and (4.9), x

n   y

n   w

n  correspond to the filter input, out-
put and the intermediate variables stored in the delay line of figure 4.8, respectively.
Advantages
IIR filters have some advantages over FIR filters:
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• IIR filters require less memory and fewer instructions to implement a speci-
fied transfer function than FIR filters.
• IIR filters possess both poles and zeros whereas FIR filters are only made up
of zeros. The poles give IIR filters an ability to realize transfer functions that
FIR filters cannot.
The improved performance over FIR filters come at the expense of the follow-
ing: (1) IIR filters are not necessarily stable. It is the designers’ task to ensure
stability. (2) Overflow must be considered. IIR filters are implemented with a sum
of products operation that is based on an infinite sum. This construct can produce
results that exceeds the maximum value represented by the processor.
Ideas on implementing an IIR processor
If we examine the biquad equations (4.8) and (4.9) the basic operation sequence is
the same in both equations. The operations are two simultaneous multiplications
followed by two additions. The first computed value w

n  , is fed back to the delay
line and also used in the second equation to compute the output value, y

n  . If our
IIR processor had a single multiplier and an adder, we need to store six tempo-
rary variables in order to compute the output. Furthermore, the entire computation
would take 8 clock cycles if each addition and multiplication took a single cycle to
execute. Obviously, data movement and control required to perform these steps are
costly in terms of power consumption. Instead, a big combinational unit consist-
ing of two multipliers and two adders could compute one of the equations of (4.8)
and (4.9) in a single clock cycle. This unit would effectively eliminate the need
to store the unnecessary temporary variables and the control required to perform
this operation sequence in several steps if we were to use a single multiplier and an
adder.
Circular buffers can also be used in addressing delay elements of an IIR filter.
But each biquad section consists of only two delay elements. And if we recall the
discussion about circular buffers versus cascaded registers to implement delay line
of FIR filters, the smaller the number of registers, would it make more sense to
cascade registers instead of using complex address calculations. Furthermore the
typical number of biquad sections used in current hearing aids is in the range of 6
to 10. Therefore we may afford to have a specialized register file, which has two
registers cascaded for each biquad section.
We need to feed two coefficients, two delay elements, and a single data value
to our huge combinational block. This requires that our specialized register file
should be able to provide two delay elements in a single clock cycle, i.e., two read
ports and a single write port to shift in the new w

n  . Our IIR processor will have a
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coefficient memory providing a coefficient pair at a time, namely a1  a2 and b1  b2
pairs. The proposed datapath of the IIR processor is shown in figure 4.9.
Register File
a1, b1
w(n−1)
w(n−2)
x(n), w(n)
w(n), y(n)
a2, b2
Figure 4.9: Datapath of the IIR processor. Two steps are required to perform a
biquad section.
Fetching and decoding power can be reduced significantly by having a simple
and small instruction set consisting of addition, subtraction and an instruction that
would specify a biquad section computation. This instruction would need to spec-
ify, an input register from a general purpose register file, a biquad section delay line
from the above proposed special register file and another register from the general
purpose register file to specify the destination for biquad output. By addition and
subtraction we could form various topologies of biquad sections, parallel or cas-
cade, and by the help of such a biquad instruction we could actually implement a
biquad section.
4.3.3 Lattice structures
Lattice filters are used extensively in digital speech processing and in the imple-
mentation of adaptive filters.
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FIR Lattice Filters
The FIR lattice filter is generally described by the following set of recursive equa-
tions. Km for m   1  2  M are called reflections coefficients of an M stage lattice
filter. The output of the lattice filter is fM

n  .
f0  n    g0  n    x  n  (4.10)
fm

n    fm  1  n   Km

gm  1  n
 
1  m   1  2  M (4.11)
gm

n    Km

fm  1  n 
 gm  1  n   1  m
  1  2  M (4.12)
Figure 4.10 shows FIR lattice structures. Each lattice stage in the structure
implements a single step of the recursion given in (4.11) and (4.12).
First
Stage
x(n)
Stage
Final
M−1
M−1
m
m
K m
K m
g       (n)
f    (n)
g    (n)
f       (n) = y (n)
g       (n)
m−1
f       (n)
m−1
Figure 4.10: FIR lattice filters.
IIR Lattice filters
The IIR lattice filter is described by the following set of equations.
fN

n    x

n  (4.13)
fm  1  n    fm  n 
 
Km

gm  1  n
 
1  m   M  M
 
1  2  1 (4.14)
gm

n    Km

fm  1  n   gm  1  n
 
1  m   M  M
 
1  2  1 (4.15)
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y

n    f0  n    g0  n  (4.16)
Figure 4.11 shows IIR lattice structures. Each lattice stage in the structure
implements a single step of the recursion given in (4.14), (4.15).
K m
m−K
x(n)
1−K
y(n)
K 1
Figure 4.11: IIR lattice filters.
Ideas on implementing a Lattice processor
Once again we have a repetitive computation. This time it is a recursive compu-
tation. In FIR filtering, repetition was the add-multiply-accumulate, and multiply-
accumulate operations that was performed on the delay elements of the FIR filters.
In IIR filtering, a biquad section was repeated to form higher order IIR filters, so
optimizing the recursive formulas given for FIR and IIR lattice structures will prove
to be beneficial.
Let’s start with lattice FIR structures. In order to implement the recursive rela-
tion in equations (4.11) and (4.12), we can use a combinatorial circuit consisting of
two multipliers and two adders. The circuit is shown in figure 4.12 (a). This circuit
will execute a single iteration of the recursion in a single step. The same arguments
that were made for other combinatorial circuits in the previous sections can also be
applied here. Inputs to this unit are fm  1  n  , gm  1  n
 
1  , and Km. The outputs
from this unit will be the inputs for the next lattice stage therefore they could be
fed back to the same combinatorial unit again.
We need a coefficient memory to store the reflection coefficients and a data
memory/register file to store delay line elements. Address generation unit do not
have to be complex as the one in our FIR processor. It should only support post
increment addressing. However each stage of the lattice FIR filter, involves read-
ing its delay element and writing to the previous delay element the output from
our combinational unit. Therefore we should have separate read and write address
pointers and the delay line memory should support simultaneous reading and writ-
ing.
The operation sequence for a stage in a lattice IIR filter is different from than
that of the FIR lattice stage even though the same number of multipliers and adders
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f m
g m g mmf
  
  	



  
fKg m−1mm−1
a) FIR stage b) IIR stage
f m−1
gK m−1m
Figure 4.12: Proposed combinational circuit for: (a) a lattice FIR stage (b) for a
lattice IIR stage.
can be used in both stages. A proposed combinatorial circuit that would compute
equations (4.14) and (4.15) is given in figure 4.12 (b).
By using two multipliers and two adders, we can compose combinatorial cir-
cuits in figure 4.12 (a) and (b) to implement both lattice FIR and IIR structures.
The information for the Lattice processor to process either FIR or IIR lattice
filters can be configurable by inserting multiplexers to figure 4.12.
4.4 Least Mean Square algorithm
The least-mean-square (LMS) algorithm is a linear adaptive filtering algorithm that
consists of two basic processes:
1. A filtering process, which involves (a) computing the output of a transversal
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filter produced by a set of tap inputs, and (b) generating an estimation error
by comparing this output to a desired response
2. An adaptive process, which involves the automatic adjustment of the tap
weights of the filter in accordance with the estimation error.
Thus the combination of these two processes working together constitutes a
feedback loop around the LMS algorithm.
A significant feature of LMS algorithm is its simplicity. Indeed this feature
has made LMS the standard against which other adaptive filtering algorithms are
benchmarked [81].
The algorithm
Consider a transversal filter with tap inputs u

n   u

n
 
1   u

n
 
M  1  and a
corresponding set of tap weights w0  n   w1  n   wM  1  n  as shown in figure 4.13.
From now on, we will use  u

n  and  w

n  to denote the tap input vector and weight
vector corresponding to tap inputs, and tap weights as given above.
u(n)
d(n)
e(n)
^
d(n)
Wm−1W0(n) W1(n)
Weight−control
Mechanism
Figure 4.13: Adaptive transversal filter.
Note that coefficients of the filter are time-variant indicating the adaptive be-
haviour of the system. The least mean square algorithm consists of the following
steps.
y

n     wT

n 

 u

n  (4.17)
e

n    d

n 
 
y

n  (4.18)
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 w

n
 1     w

n 
 µ

 u

n 

e

n  (4.19)
In (4.17) the transversal (FIR) filter output y

n  is computed. It is the well-
known dot vector multiplication. In (4.18) the error signal e

n  is computed by
subtracting the actual filter output from the desired output, d

n  . Note that e

n  ,
y

n  , µ and d

n  are representing scalar values unlike  w

n  , and  u

n  . These two
steps constitute the first of the two processes described before. Finally the algo-
rithm adapts the tap weight vector in equation (4.19). Here µ is called the step size
parameter of the adaptation. The correction µ

 u

n 

e

n  applied to the tap-weight
vector  w

n  at iteration n  1 is directly proportional to the tap-input vector  u

n  .
Therefore, when u

n  is large, the LMS algorithm experiences a gradient noise
amplification problem. To overcome this difficulty, we may use the normalized
LMS algorithm. In particular, the correction applied to the tap-weight vector  w

n 
at iteration n  1 is “normalized” with respect to the squared Euclidean norm of
the tap-input vector u

n  at iteration n. Equation (4.19) should be replaced with
equation (4.20) to get the normalized LMS algorithm.
 w

n
 1     w

n 

µ
a
  
 u

n 
 

 u

n 

e

n  (4.20)
In (4.20), a is an auxiliary parameter that avoids division by zero when the
input tap vector becomes zero. Computing    u

n 
  looks complex but in practice
there is a simple way of computing it using recursion. Normalized LMS introduces
the requirement of division and therefore slightly increases the complexity of the
LMS algorithm.
Ideas on implementing a processing unit for the LMS algorithm will be dis-
cussed after section 4.6 when we have covered both “Correlation” and “Levinson-
Durbin” algorithm.
4.5 Correlation
A very important task in signal processing is to perform correlation on two signals
in order to measure the degree to which these two signals are similar and thus to
extract some information that depends to a large extent on the application.
Suppose that we have two real sequences x

n  and y

n  each of which has
finite energy. The cross-correlation of x

n  and y

n  is a sequence rxy

l  , which is
defined as
rxy

l   
∞
∑
 ∞
x

n  y

n
 
l  l   0    1    2  (4.21)
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However in practical cases, infinitely long input sequences may not be available
or relevant, therefore we compute an estimate of the correlation sequence by using
a finite length of input data. Let  CNxy

n  m  denote cross correlation vector of size
m
 1
 
by
 
1 consisting of lags 0
  
m. It is obtained by estimating the cross
correlation of signals x and y at time n, using a finite length of N data samples from
each signal. It is given in (4.22).
 CNxy

n  m   
 






 CNxy

n  0 
 CNxy

n  1 
 CNxy

n  2 
.
.
.
 CNxy

n  m 







(4.22)
We can form the vector given in (4.22) by using (4.21). This would require
m  N multiplications. However, an efficient approach that requires fewer multi-
plications exist and is given in (4.23).
 CNxy

n  m     CNxy

n
 
1  m  
1
N 
	
	
	


x

n 

 



y

n 
y

n
 
1 
.
.
.
y

n
 
m 




 
x

n
 
N 

 



y

n
 
N 
y

n
 
N
 
1 
.
.
.
y

n
 
N
 
m 








(4.23)
Provided that we are given  CNxy

n
 
1  m  , we only need 2  m multiplications
to compute  CNxy

n  m  which is a dramatic improvement in terms of the number of
multiplications required.
4.6 Levinson-Durbin algorithm
One of the most fascinating problems in time-series analysis is that of predicting
a future value of a stationary discrete-time stochastic process, given a set of past
samples of the process. In linear prediction, we express the predicted future value
as a linear combination of the previous samples. Let’s assume that x

n  is pre-
dicted as a linear combination of x

n
 
1   x

n
 
2   x

n
 
M  . This operation
corresponds to one-step prediction into the future, measured with respect to time
n
 
1. Accordingly, we refer to this form of prediction as one-step linear prediction
in the forward direction or simply forward linear prediction. In another form of
prediction, we use the samples x

n   x

n
 
1   x

n
 
M  1  to make a predic-
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tion of the past sample x

n
 
M  . We refer to this second form of prediction as
backward linear prediction.
Let’s consider, in particular, the one-step forward linear predictor, which forms
the prediction of the value x

n  by a weighed linear combination of the past values
x

n
 
1   x

n
 
2    x

n
 
p  . Hence the linearly predicted value of x

n  is
xˆ

n   
 
p
∑
k   1
ap

k 

x

n
 
k  (4.24)
where the
 
ap

k  represent the weights in the linear combination. These weights
are called the prediction coefficients of the one-step forward linear predictor of
order p. The difference between the value x

n  and the predicted value xˆ

n  is
called the forward prediction error, denoted as f p

n  :
fp

n    x

n 
 
xˆ

n  (4.25)
We view linear prediction as equivalent to linear filtering where the predictor
is embedded in the linear filter, as shown in figure 4.14.
x(n−1)
x(n)
x(n)^
pf   (n)
linear
predictor
Forward
Figure 4.14: Forward linear prediction.
This is called a prediction error filter with input sequence  x

n  and output
sequence  fp

n  .
The mean-square value of the forward linear prediction error f p

n  is a
quadratic function of the predictor coefficients and its minimizations leads to a
set of equations. The Levinson-Durbin algorithm is a computationally efficient al-
gorithm for solving these equations. Here we will present the algorithm rather than
deriving it. The interested reader is encouraged to read [81].
The algorithm
Let the

m
 1 
 
by
 
1 vector  am denote the tap-weight vector of a forward pre-
diction error filter of order m. The

m
 1 
 
by
 
1 tap-weight vector of the corre-
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sponding backward prediction error filter is obtained by backward rearrangement
of the elements of vector  am and their complex conjugation. We denote the com-
bined effect of these two operations by  aB  m . Let the m
 
by
 
1 vectors  am  1 and
 aB  m  1 denote the tap weight vectors of the corresponding forward and backward
prediction error filters of order m
 
1, respectively. The Levinson-Durbin recursion
may be stated as in (4.26) for updating tap weight vector of a forward prediction
error filter.
 am
 

 am  1
0 
 Km

0
 aB  m  1 
(4.26)
where Km is a constant given in (4.27).
Km  
 
m  1
∑
l   0
r

l
 
m 

am  1  l
Pm  1
(4.27)
In (4.27), r

l
 
m  and am  1  l refer to the autocorrelation function of input
process at a lag of l
 
m and the lth tap weight of a forward prediction error filter of
order m
 
1, respectively. Pm  1 in the denominator represents the prediction error
power of order m
 
1. A recursive relation for the order update of the prediction
error power can also be derived as in (4.28).
Pm   Pm  1


1
 

Km
 2
 (4.28)
Ideas on implementing LMS, Levinson-Durbin and Correlation
The three algorithms explained in sections 4.4, 4.5, and 4.6 have a common prop-
erty: they can be written in vectorized form. This suggests designing a vector
processor which is able to encode these algorithms in fewer instructions.
Such a vector processor will require a special register file consisting of vector
registers. We will be able to exploit temporal and spatial locality that exists in
vector operands. The datapath of our vector processor should be able to add, and
subtract vectors and to perform specialized functions such as an inner product of
two vectors as given in (4.17). The delay elements of an FIR filter used in the LMS
algorithm could be mapped to one of the vector registers from the register file. This
vector register should support circular buffering in order to implement delay line
shifting efficiently. Our vector processor should also support scalar operations such
as addition, subtraction, division and multiplication as well as a scalar register file.
Another specialized feature of the vector register file is to support reverse ad-
dressing the elements of a vector register. This requirement stems from Levinson-
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Durbin recursion as given in (4.26). Figure 4.15 shows an interpretation of the
reversed addressing of a vector register.
R(2) R(3)
Start End
R(1) R(n)
V1
Figure 4.15: Addressing a vector register from both directions require two address
registers, start and end.
During arithmetic operations on a vector register, one is able to specify whether
the operand vector is to be reversed addressed or not. In the former case, the
contents of the vector register are read starting from the “end” pointer. This feature
requires maintaining two pointers in the register file depending on where to start
reading the operand registers. Table 4.1 gives a list of the proposed instructions for
a simple vector processor.
Cross-Correlation is the final algorithm that we would like to map on our vector
processor. By examining (4.23), one can observe the requirement of storing 2N 
m
 2 delay elements in order to compute cross-correlation coefficients of lags
0  1   m. This suggests a large storage medium since the number of data samples
used for the estimate, N, can be large, typically in the range of 64-128. A data
memory with a circular address generator could serve for this purpose.
4.7 Dynamic range control - Compression
Dynamic range control of audio signals is used in many applications to match the
dynamic behaviour of the audio signal to differing requirements [87]. Figure 4.16
shows a block diagram of a system for dynamic range control.
After measuring the input level X  dB  , the output level Y  dB  is affected by
multiplying the delayed input signal x

n  by a factor g

n  according to (4.29).
y

n    g

n 

x

n
 
D  (4.29)
The delay of the signal x

n  compared with the control signal g

n  allows pre-
dictive control of the output signal level.
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Mnemonic Explanation
addvv V1,V2,V3; V3=V1+V2; V1,V2, and V3 are vector registers Source
vector operands can be read in reversed form
subvv V1,V2,V3; V3=V1-V2;
dvp V1,V2,R3; R3=V1*V2: R3 is the result of the dot vector multi-
plication of V1 and V2. Typical multiply-accumulate
loop.
mulsv R1,V2,V3; V3=R1*V2; R1 is a scalar and multiplied by each ele-
ment of the vector V2 and put into register V3.
addsv R1,V2(i),R3; R3=R1+V2(i); V2(i) is the i’th element of vector V2
and added to a scalar R1. Result is another scalar value,
R3.
movsv R1,V2(i); V2(i)=R1; Copy a scalar to the i’th element of the vec-
tor V2;
div R1,R2,R3; R3=R1/R2; Divide scalars.
mul R1,R2,R3; R3=R1*R2; Multiply scalars.
add R1,R2,R3; R3=R1*R2; Add scalars.
sub R1,R2,R3; R3=R1*R2; Subtract scalars.
Table 4.1: The proposed instructions for a vector processor.
x(n) y(n)
g(n)f(n)
Measurement
Level
X       (n)
Xpeak(n)
Delay
Curve
Static Attack/
Release
Time
RMS
Figure 4.16: A system for dynamic range control.
Static Curve
The relationship between input level and weighting level is defined by a static level
curve G  dB    f

X  dB   . An example of such a static curve is given in figure 4.17
Here the output level and the weighting level are given as functions of the input
level. With the help of a limiter, the output level is limited when the input level
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Figure 4.17: Static curve with parameters LT=Limiter threshold, CT=Compressor
threshold, ET=Expander threshold and NT=Noise gate threshold.
exceeds the limiter threshold LT. All input levels above LT lead to a constant output
level. The compressor maps a change of input level onto a certain smaller change
of output level. In contrast to a limiter, the compressor increases the loudness of the
audio signal. The expander increases changes in the input level to larger changes in
the output level. With this, an increase in the dynamics for low levels is achieved.
The noise gate is used to suppress low-level signals, for noise reduction. Every
threshold used in particular parts of the static curve is defined as the lower limit for
limiter and compressor and upper limit for expander and noise gate.
Level Measurement
Level measurements can be made with the systems shown in figures 4.18 and 4.19.
For peak measurement, the absolute value of the input is compared with
the peak value xpeak  n  . If the absolute value is greater than the peak value,
the difference is weighed with the coefficient AT (attack time) and added to

1
 
RT 

xpeak  n  . Here RT is called release time. If the absolute value of the input
is smaller than the peak value, the new peak value is equal to

1
 
RT 

x peak  n  .
The difference equation for the block diagram in figure 4.18 is given by
xpeak  n 
 

1
 
AT
 
RT 

xpeak  n   1 
 AT


x

n 
 (4.30)
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x(n) Xpeak(n)
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RT
Figure 4.18: Peak measurement
x(n)
TAV
x  (n)2
RMSX        (n)
Figure 4.19: RMS measurement
The RMS measurement shown in figure 4.19, uses the square of the input and
performs averaging with a first-order low-pass filter. TAV is a constant called the
averaging coefficient. The difference equation is given by
xrms

n   

1
 
TAV 

xrms

n
 
1   TAV

x2

n  (4.31)
Gain Factor Smoothing
Abrupt changes of the input typically create abrupt changes in the gain factor dur-
ing compression. Therefore a mechanism that smoothens out this effect is needed.
When the input signal increases abruptly, a time duration called attack time elapses
until the actual increased gain factor is used. Likewise, when the input signal de-
creases suddenly, release time elapses until the actual gain factor is used. The
effects of attack and release time can be seen in figure 4.4.
Attack and release times can be implemented by the system shown in figure
4.20. The attack coefficient AT or release coefficient RT is obtained by comparing
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g(n)
f(n)
AT
RT
Figure 4.20: Implementing attack and release time.
the input control factor and the previous one. A small hysteresis curve determines
whether the control factor is in the attack or release status and hence gives the
coefficient AT or RT. The difference equation is given by
g

n   

1
 
k 

g

n
 
1   k

f

n  (4.32)
Ideas on implementing Compressors
Compression involves two phases: (1) measuring the input signal level, (2) com-
puting a gain factor to be used for shaping the output signal. A programmable com-
pressor requires a gain table memory to store the gain factors and should support
arithmetic operations such as addition, multiplication and subtraction. The only
specialty encountered in the compression algorithm is the way to address gain fac-
tors. In [8], the compression algorithm uses the exponent of the input signal level
to address the gain table. Therefore an exponent extraction instruction/operation
should be supported.
4.8 Non-linear functions
Non-linear functions such as tanh, sine, cosine and square root are a part of the
algorithm domain. Since they are not used so frequently, they could be mapped
onto a general purpose DSP that is a part of the overall architecture.
4.9 Summary
In this chapter, we have analyzed all the algorithms and proposed a special low
power processor implementation for each of them. However, with respect to com-
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putational requirements of a hearing aid system, some of these algorithms (LMS,
Levinson-Durbin etc.) in this algorithm suite are less demanding [6]. Therefore
it is important to realize this distinction between these algorithms, as we could
map the less-demanding algorithms onto a low power standard DSP core instead
of actually spending design effort for a special processor implementation.
The basic idea behind low power processor design for demanding algorithms
such as FIR, IIR, etc. is to reduce the number of basic steps and clock cycles for the
execution of that particular task/algorithm. Therefore we tried to identify powerful
instructions that would reduce the instruction count, hence execution time of an
application comprised of any algorithm from the given set. Reducing instruction
count and code size has two impacts on power consumption.
• Reduced instruction count means fewer instructions to fetch and decode and
a smaller execution time for a given program.
• Reduced code size implies use of smaller instruction memory that in turn
means low power dissipation.
In order to make effective use of such instructions, combinational circuits that
perform the core computation of loops encountered in these algorithms are needed.
The add-multiply-accumulate circuit introduced in section 4.3 that can compute
one tap of a symmetric linear phase FIR filter in one clock cycle is one such exam-
ple.
Chapter 5
A Heterogeneous Multiprocessor
Architecture
Chapter 4 has shown that most DSP algorithms are compute-intensive and require
various multiply-accumulate operations and special data fetching/addressing capa-
bilities. This chapter builds on this observation and introduces a heterogeneous
multiprocessor template architecture as a low power and programmable platform
to be used in system-on-chip designs that target audio signal processing. Sec-
tion 5.1 presents the idea and discusses advantages of this approach. Section 5.2
gives insight into the design of the small instruction-set-processors called mini-
cores, which constitute the basic building blocks for a SoC based design flow. The
inter-processor communication model used in the architecture is explained in sec-
tion 5.3. Section 5.4 discusses the interconnect and section 5.5 deals with initial-
ization and configuration of the system. Section 5.6 discusses a possible mapping
of the hearing aid application to the mini-core platform. Finally 5.7 summarizes
this chapter.
5.1 A heterogeneous multiprocessor
5.1.1 The idea
The design of an audio signal processing application (as for example a hearing
aid) usually starts with a specification in Matlab – often in the form of a complex
Simulink data-flow structure of filters and other signal processing blocks that com-
municate at the sampling rate: FIR, IIR, N-LMS, Viterbi, FFT, etc. The idea is to
provide a platform composed of simple instruction set processors called mini-cores
each optimized for one of these classes of algorithms as well as DSP- and/or mi-
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croprocessor cores running less demanding irregular and/or control oriented parts
of an application. Furthermore, communication is provided by an interconnection
network of any topology depending on the application requirements (Bus, Torus
etc.) that supports message passing among the processors as shown in figure 5.1.
core
FIR
IIR
IIR
FIR
Std. DSP
core
LMS
InterconnectStd. micro-
processor
network
Figure 5.1: Example of a mini-core system architecture.
5.1.2 Flexibility and low-power
The programmability of each mini-core is confined to a single class of algorithm.
This makes the single mini-core design, an energy-efficient compact processor
compared to a general-purpose DSP for that particular algorithm. A mini-core can
only execute programs within that particular algorithm – hence the term mini-core
– whereas the general-purpose DSP can do all types of signal processing algo-
rithms. Here programmability of a single mini-core is compromised for energy-
efficiency. For instance an FIR mini-core for executing FIR algorithms (ordinary,
symmetric, interpolated etc.), and an IIR mini-core for executing IIR algorithms.
However the architecture will provide further flexibility through a multitude of dif-
ferent mini-cores as well as the addition of DSP and RISC cores.
Furthermore, within the audio signal-processing domain – especially hearing
aids – the communication requirements between these mini-cores are moderate.
The combination of such mini-cores with a simple network that accommodates
low-rate data communication, hints to an energy-efficient and – at the same time –
programmable architecture.
Moreover, such an architecture is inherently modular: It is a simple task to add
new mini-cores, and the message passing approach to communication, makes it a
simple task to fit in general purpose microprocessor- and/or DSP cores as well. To
maintain the energy-efficiency of the architecture however, these general-purpose
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processors are intended to run: (1) irregular tasks that do not require excessive
compute power or (2) sub-sample rate signal processing algorithms that need to
be executed at a slower pace. As there are advanced adaptive signal processing
algorithms coming along, the need for sub-sample rate complex signal processing
algorithms are increasing, justifying the use of a DSP-core for only those parts of
an application.
5.1.3 Design methodology
Designing a mini-core based platform for a given application involves instantiating
different mini-cores as well as different versions of some of the mini-cores. By in-
troducing a well-defined communication protocol between a single mini-core and
the interconnect network, we also enable concurrent design of different mini-cores
and a variety of interconnect topologies. This means that the SoC designer can se-
lect desired mini-cores and the interconnect network from a library of components
and reduce the design time-to-market by simply instantiating these components in
a top level SoC based design.
To enable this, a traditional synthesis-based ASIC design flow can be used,
where (parameterized) VHDL descriptions of the different mini-cores are mapped
into netlists of standard cells. This soft-macro approach has further advantages:
(1) it allows the integration of other proprietary circuits on the same chip, and (2)
the implementation is foundry independent. This approach is part of the baseline
for the project; therefore custom circuitry is not used.
The general trend in design of portable battery powered applications is that low
power consumption is the main concern, while area and speed are less of a concern.
The proposed architecture is in line with this. It consists of a multitude of relatively
small dedicated mini-cores. The mini-cores may not be active all the time and if
the same platform is used in different products there may even be unused mini-
cores. For this reason, the mini-cores are designed to have zero dynamic power
consumption when idle.
The leakage power consumption in the technology used to fabricate the test
chip presented later in chapter 8 is less than 5 % of the dynamic power consumption
and it can be neglected [6]. For future technologies static power consumption
due to leakage is becoming more of a problem [88]. It is obviously important to
minimize such power consumption when mini-cores are idle or not used at all.
Here some of the many leakage reduction techniques based on Vth adjustments that
have been published [50, 9, 92] may be applied.
Finally a word about the applicability of the mini-core approach beyond the
specific application studied in this thesis. The mini core architecture obviously
favors applications that consist of compute intensive processes with moderate
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amounts of inter process communication. Many DSP dominated applications
(other than hearing aids) have these characteristics. In addition to the character-
istics of the application itself, the partitioning and mapping of processes onto pro-
cessors (i.e. mini cores) also affects the amount of inter processor communication.
These are tradeoffs that the system designer should consider when mapping an
application to a mini-core based platform.
The mini-core architecture is obviously less suited for irregular control dom-
inated applications and for applications that are dominated by (global) communi-
cation. Here other solutions are needed. These may well co-exist with mini-cores
– the overall system architecture that is proposed here is a heterogeneous multi-
processor built from mini-cores and a range of other processor cores, figure 5.1.
5.2 Mini-core design philosophy
As the energy-efficiency of the architecture depends on mapping the dominant
compute intensive parts of an application onto the mini-cores, the success of this
approach very much depends on the existence of low power programmable mini-
core designs.
Programmability can actually come at different levels of granularity, and each
has its own preferred and optimal application domain. Figure 5.2 shows some
architectures with different levels of programmability.
The first approach is a stored-instruction set processor. Instructions are stored
in a memory, fetched and decoded by a decoder and finally executed on a cus-
tomized datapath. The datapath may contain similarities to a programmable DSP
datapath and yet be specialized in terms of arithmetic computational units and var-
ious data addressing modes. At this level of granularity, an instruction dynamically
changes the behaviour of an otherwise statically connected datapath.
Going to a finer level granularity, we see programmability at the RT level. The
datapath of the second approach can be configured to implement various algorithms
within an application domain, by wiring up specific data flow architectures using
datapath components ALUs, multipliers and multiplexers. Mapping a complex
algorithm to such an architecture may require configuration of the circuit multiple
times during one iteration of the algorithm. This is referred to as reconfiguration on
the fly. This will typically be expensive in terms of power consumption and speed
(waste of system clock cycles that is not related to actual computation). However,
time multiplexing of such an architecture can be avoided by having enough config-
urable blocks in the system.
The final architecture is the most fine-grained approach. Here programmabil-
ity is provided at the gate level inside the reconfigurable logic blocks (CLBs) as
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Figure 5.2: Architectures with different levels of programmability. (a) Stored-
instruction processor (b) Reconfigurable datapath (c) Fine-grain reconfigurable
logic found in conventional FPGAs. CLB:Configurable Logic block
well as the reconfigurable interconnect. Programming this architecture is basically
configuring a dedicated data flow circuit for the target application. This approach
is the most flexible one. Bit-level programmability gives it an advantage compared
to stored instruction set processors as they can match irregular word lengths more
efficiently. This added flexibility comes at the expense of very general interconnect
structure that is costly in terms of area, power consumption and speed.
The selected mini-core design philosophy is similar to the first architecture of
figure 5.2. With low power in mind, a simple small instruction set for each mini-
core has been devised. This also meant customizing the datapath of each mini-core
for a specific algorithm domain. The advantages of a specialized instruction set and
customized datapath were: (1) a reduced instruction count for a signal processing
task compared to a programmable DSP, and (2) low fetch/decode overhead for
executing a single instruction on a mini-core compared to a programmable DSP.
RT-level coarse-grained granularity (second approach) is also becoming pop-
ular nowadays in the domain-specific computing field [55, 20] as discussed in
chapter 3. Likewise, state-of-the-art FPGA technology is evolving towards hetero-
geneous coarse-grained logic blocks such as multipliers, memories, larger CLBs
(configurable logic blocks), even processor cores [7]. Thus the distinction between
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heterogeneous reconfigurable system-on-chip designs and FPGAs is getting blurry
each day.
The mini-core designs that will be presented in the next chapter include
generic-parameters. They are easy to mould according to requirements and are
wrapped up with the same communication protocol. Hence each mini-core fits
nicely into the modular architecture. Furthermore the effort that is required to de-
sign a mini-core is very small compared to a general purpose DSP and comparable
to an ASIC design. The fact that they are re-usable means a library of mini-cores
can be designed once-and-for-all to be used in future systems-on-chip.
5.3 Communication model
The mini-core system runs in two modes: configuration and normal operation.
When the system is operating in the normal mode, the nodes of the system (mini-
cores, DSP/RISC processors etc.) are executing programs independently from their
local memories. At some points in time, intermediate results will be passed onto
other nodes depending on the mapping of an application to the platform. Therefore
a unified mechanism for data communication, as well as synchronization is needed.
At the programming level, this is handled by message passing primitives (send
and receive) that are common to all cores. With message passing, processes
share channels instead of variables. Each channel provides a communication path
between two processors and hence is an abstraction of a communication network
that provides a physical path between nodes of the system.
For the mini-core system programmer, the overall application/program can be
seen as a collection of independent threads that communicate through abstract
channels similar to languages like CSP [18], Ada etc. Data values are never lost
during transfer and the latency during a transfer should be considered arbitrary as
it depends on the actual interconnect implementation.
5.3.1 Channels
Several different mechanisms for message passing have been proposed in the liter-
ature [30]. These vary in the way channels are used and the way communication
is synchronized. For example, channels can provide one-way or two-way informa-
tion flow, and communication can be asynchronous (non-blocking) or synchronous
(blocking). Conceptually, a channel is a queue of messages that have been sent but
not yet received. The effect of executing send(channel, expression) is evaluating
the expression to a value, then to append a message containing the value to the end
of the queue associated with the channel. Because this queue is unbounded (at least
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conceptually), execution of send never causes delay; hence send is a non-blocking
primitive. The effect of executing receive(channel,variable) is to delay the receiver
until there is at least one message on the channel’s queue. Then the message at the
front of the queue is removed, and its fields are assigned to the variable.
The mini-core platform employs (synchronous for receive, asynchronous
for send) one-way information flow over the channels. The channels of the mini-
core platform are buffered. Hence, each mini-core has a number of input buffers,
corresponding to the input channels, and an output buffer that is shared by the
output channels.
When sending and receiving, the programmer must specify a channel identifier.
From the programmer’s point of view, each channel for each mini-core has a unique
identifier, and is globally visible.
5.3.2 Send primitive
When a mini-core needs to transfer data to another processor core/node, this prim-
itive is used. The usage of the send primitive involves specifying the destination
– an input channel for the receiving mini-core/node – as well as the local register
that stores the actual data to be transferred. The execution of the send primitive is
asynchronous i.e., the sending mini-core does not wait for the data transfer to com-
plete. (This of course depends on the amount of buffering available on the actual
interconnection network).
5.3.3 Receive primitive
When a mini-core requires data from another core, or the environment, this prim-
itive is used. The usage of this primitive involves specifying an input channel
where the data is expected, as well as a local register as the destination address for
the incoming data. The execution of the receive primitive is synchronous i.e., the
receiving process sleeps until the expected data arrives.
5.4 Interconnection network
Peer-to-peer communication in the mini-core platform is done over an intercon-
nection network. The topology of the interconnection network depends on the
communication requirements, which is determined by the number of cores used in
the system as well as the actual allocation and schedule of processes to the corre-
sponding cores.
The send and receive channels described above have dedicated buffers that are
part of an “interface” module as shown in figure 5.3. The interface module ab-
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stracts the details of the interconnection network and provides a simple standard-
ized interface to the mini-core designer. This enables concurrent design of different
mini-cores and various network topologies as stated in section 5.1.3. The idea of
having a standardized interface for system-level integration of intellectual prop-
erty (IP) cores is also currently being pursued by the industry (Open Core Protocol
Specification) [68].
Interconnect
Interface
Minicore
(Bus,Torus,etc.)
Figure 5.3: The mini-core is connected to the nodes of the interconnect structure
via an interface module.
A detailed view of the interface module is illustrated in figure 5.4. The mini-
core sends and receives data through the interface using two separate ports, data_in
and data_out. As channel buffers are in the interface module, each mini-core spec-
ifies an input channel, and an output channel through read_addr, and write_addr
ports. The mini-core initiates a read/write operation from/to the interface using a
request signal and a read/write control signal denoted by req and rw, respectively.
The timing diagram for the protocol is shown in figure 5.5. The iclk signal
shown in figure 5.5 corresponds to the generated clock for the mini-core. If the in-
terface unit can not fulfill the request (read or write transactions from the mini-core,
i.e. receive or send message requests) from the mini-core, it raises the hold signal
and stops the clock for the mini-core. Obviously this will happen more frequently
for receive operation where data is expected from another core. Otherwise, the
effect of the request takes place one clock cycle later, by either reading data from
the input channel or writing data to the output channel.
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Figure 5.4: Signals connecting the interface module to a mini-core.
The choice of interconnect should be made based on the communication re-
quirements of the system. For a few mini-cores that communicate few messages in
a sample period, a simple bus structure is often sufficient. If the number of nodes
increases the limited bandwidth and in particular the capacitive load of the shared
iclk
clk
req
valid valid
valid valid
XX XX
XX XX
hold
addr
data
Figure 5.5: Timing diagram for the protocol.
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bus may become a problem. To solve this, an interconnect structure that allows
several simultaneous transfers such as a torus network may be used. In addition to
the improved bandwidth, the torus also has a well-balanced capacitive load distri-
bution to all nodes and therefore represents a good power efficient solution.
Another important design parameter accompanying scalability and bandwidth
issues is the idle power consumption of the interconnect. As the nature of the al-
gorithms combined with the overall architecture dictate that the interconnection
network will be idle most of the time during program execution, the network de-
signer should consider designs that offer low stand-by power consumption.
5.5 Configuration
What is not visible in figure 5.1 is the configuration bus that is connected to all the
processors of the system. All the registers, data- and coefficient memories, network
parameters are mapped onto a single address space.
During the configuration mode, the intention is to run only the configuration
clock and download the binary image of the signal processing task. The control
signals associated with configuration are:
• cfg: Enable/disable configuration mode.
• cfgWe: Enable/Disable write/read to/from a memory content, register file or
a network parameter.
• CfgData: Configuration data value.
• CfgAddress: Target address for a write/read.
5.6 Mapping the DigiFocus algorithm
Mapping this application to a mini-core system is quite straightforward. Two types
of mini-cores are needed – an FIR mini-core that could handle interpolated linear
phase filters efficiently and a compressor mini-core. The compressor algorithm
could also be run on a general purpose DSP, however chapter 8 will show that
even a low power DSP-core may consume an order of magnitude higher power
consumption than an optimized mini-core if the DSP is invoked at the nominal
sampling rate. Algorithms that operate sub-sample rate (a decimation factor of 10
or more in this case) are more suitable for mapping onto a DSP.
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5.7 Summary
This chapter described the proposed low power and programmable platform tar-
geting audio signal processing, in particular hearing aids. The idea is to provide
a platform composed of simple instruction set processors called mini-cores each
optimized for one of these classes of algorithms as well as DSP- and/or micropro-
cessor cores.
In order to achieve low power consumption, compute intensive parts of an ap-
plication are mapped onto these mini-cores. Sub-sample rate signal processing,
which is less demanding in terms of compute power and irregular control oriented
tasks are mapped onto a DSP and/or RISC-core. Communication is provided over
an interconnection network that meets bandwidth requirements of an application.
Typically the inter-processor communication occurs at a low rate for this applica-
tion domain and the overall architecture is inherently low power.
By selecting components from a library of mini-cores as well as various net-
work topologies, the SoC designer has a relatively easy task of building up a low
power and programmable systems-on-chip design for hearing aid applications. The
existence of low power mini-cores poses an alternative to the use of hardware accel-
erators and coarse-grained reconfigurable logic in SoC design and this architecture
concept is the main contribution of the thesis.
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Chapter 6
Implementing the FIR and IIR
Mini-cores
To evaluate the concept, and gain an in depth understanding of the architecture, we
have designed two mini-cores (an FIR and an IIR mini-core), and a simple bus-
based interconnection network. The design process has been a concurrent design
effort involving two MSc. projects [42, 38]. This chapter will present highlights
of the individual designs as well as the common design framework that has been
targeted.
Sections 6.2, and 6.3 will explain the individual mini-core designs, whereas
section 6.4 will talk about the bus based interconnect. The design flow and the
clock gating strategy used throughout the design are explained in sections 6.5, and
6.6, respectively. The memory design common to all mini-cores are explained in
section 6.7. Finally section 6.8 rounds off the chapter
6.1 Introduction
Each mini-core has a customized datapath for a particular class of algorithm. For
instance the FIR mini-core employs an add-multiply-accumulate unit for linear
phase filters. Likewise the IIR mini-core has a dual-multiply-accumulate unit to
handle biquad sections in fewer clock cycles. On top of these customized datap-
aths, the instruction sets of both mini-cores are extremely simple and small.
Moreover, each mini-core has a separate program and data memory. The ini-
tializations of the mini-cores are done before run-time by downloading programs
and data constants into the respective memories. For this purpose, a configuration
bus that is not shown in figure 5.1, is used. The configuration bus effectively maps
all register files and all data, constant, and program memories into random access
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address space. The configuration bus is a separate communication medium than
the interconnect network used during operation and can also be used for testing
purposes. Currently the configuration bus consists of 12-bit address and 8-bit data
buses, as well as a write enable signal for control.
6.2 The FIR mini-core
The FIR-mini-core is a stored instruction set processor that can be programmed
to execute FIR filters studied in chapter 4. Transversal filter that is studied in fig-
ure 4.5 is also illustrated in figure 6.1 for convenience. Computing each tap of
figure 6.1 requires: (1) fetching the instruction, (2) fetching two operands (data
and coefficient) from memory, (3) multiplying, (4) accumulating, and (5) shifting
of data in the delay line. Obviously, in order to compute one tap efficiently, some
design decisions involving parallelism has to be made. For instance, separate mem-
ories for instruction and data, as well as coefficients (parallel operand access) are
needed. Furthermore, in order to keep the multiply-accumulate units busy each
clock cycle, efficient addressing modes for the delay lines should be provided.
∆ ∆∆x(n)
h(M−2) h(M−1)h1h0
y(n)
Figure 6.1: Transversal filter.
For audio applications it is often desirable to use linear-phase filters. The co-
efficients for such a filter are symmetric around the midpoint of the impulse re-
sponse. A linear-phase filter can thus be implemented efficiently by a folded struc-
ture, where two samples from the delay-line are added before being multiplied with
the corresponding coefficient. Interpolated filters are often used in filter banks. An
interpolated filter has a large number of absent taps. Figure 6.2 shows an example
of a linear phase interpolated FIR filter that was studied in previous work [65, 66].
The filter in figure 6.2 produces two outputs that have symmetry with respect to the
half-band frequency pi   2.
Computing a tap of the interpolated symmetric filter requires more complicated
addressing as two symmetric data values are required at a time, and a different
multiply-accumulate unit that can do add-multiply-accumulate in one clock cycle
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Figure 6.2: An interpolated FIR filter used in hearing aids.
as our goal is to execute the filter in as few number of clock cycles as possible
in order to avoid power overhead required for controlling the datapath. The next
section elaborates on the datapath.
6.2.1 Datapath
The datapath for the FIR mini-core is shown in figure 6.3. The architecture of the
FIR mini-core consists of two pipeline stages. Fetching and decoding of instruc-
tions is carried out in the first stage whereas reading data operands, coefficients and
computing multiply-accumulates is done in the second stage. The simple two-stage
pipeline avoids overhead associated with data forwarding and control hazards.
FIR filters generally tend to have deep delay-lines in order to provide a better
estimate of the desired frequency response [15]. For this reason, delay-line im-
plementation of FIR filters is a critical design decision. Generic implementation
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Figure 6.3: Block diagram of the FIR mini-core.
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Abbreviation Memory Purpose:
IM Instruction Holds the program
CM Coefficient Holds the coefficients
DM Delay-line Holds the delay-line, and
temporary variables
FM Filter Holds a set of filter
parameters for each filter
Table 6.1: Memories in the FIR mini-core
of delay lines with strings of registers i.e., direct mapping of the delay line onto
cascaded registers is difficult and very inefficient in terms of power consumption.
All the energy consumed when moving data down the delay line is redundant since
those transitions do not make any new computations.
A circular buffer [26] mapped into a random access memory was chosen as the
data structure to implement the delay-lines of FIR filters. Instead of moving delay
elements down the delay line, the pointers can be incremented or decremented.
This also means that many delay lines can be mapped into a single memory as long
as the arrays do not overlap.
The address calculations for the delay lines are basically addition/subtraction
of an index/address pointer with a modification value (depending on where the
next sample is) modulo the order of the filter. Modern DSPs can execute these
address calculations concurrently with multiply-accumulates of the previous data,
coefficient pair. If the updating of the index pointer occurs, after the memory is ac-
cessed, this addressing mode is called post-modification. Similarly, if the memory
is accessed with the modified index pointers, this addressing mode is referred to as
pre-modification.
As the FIR mini-core is required to execute symmetric interpolated FIR filters
of figure 6.1 efficiently, two index pointers that address symmetric delay elements
are required. Furthermore, significant memory bandwidth is required to fetch two
data, one coefficient and one instruction As seen in the datapath, figure 6.3, the
FIR mini-core has four different memories, each with a specific purpose. Table 6.1
summarizes the functionality of each memory.
The instruction memory holds the program for the filters and can only be writ-
ten during configuration. The delay-line memory is used to map delay lines of
FIR filters and it has two read ports, both of which are used in linear-phase fil-
ter implementations. The coefficient memory holds the coefficients for the filter
computation and like the instruction memory, it can only be written during config-
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uration. The filter memory holds the parameters i.e., pointers that specify an FIR
filter. These are: the length of the filter; a pointer to the base of a coefficient array;
an index into the coefficient array; a pointer to the base of the delay-line; and two
pointers into the delay-line.
The FIR mini-core has several registers that the programmer can control. These
are:
• Program Counter (PC): It is used to address the instruction memory and
accessible through branch/jump instructions.
• Filter pointer (CURR): Current filter pointer. It is used to select which filter
to operate on. This register serves as a pointer into the filter memory. It is
accessible via a special instruction called switch.
• Multiply-accumulate register (MACC): It is used to store intermediate re-
sults during a filter computation. It is accessible by many instructions, in-
volving computation and data transfer.
• Coefficient pointer (CP): Index into the coefficient memory.
• Delay-line pointers (DP1,DP2): These are used for addressing delay-line
elements of a filter.
• Complementary output register (COMP): It is used to store complemen-
tary output of interpolated linear phase filters shown in figure 6.2.
• General purpose registers (TMP1,TMP2,TMP3): Three general purpose
registers to be used for storing intermediate data. They are used as operands
in ALU type of instructions.
6.2.2 Instruction Set
Filter programs covering the application domain were coded using simple RISC
type of instructions like those of the DLX processor [49]. Recurring sequences of
instructions were identified and replaced by a single complex instruction.
The FIR mini-core has instructions dedicated to ordinary filters (macc) and
linear-phase filters (asmacc). These instructions automatically update the point-
ers into the delay-line and the list of coefficients and are thus very powerful for this
particular application. The mini-core can also switch between filters using a single
instruction (switch).
The instruction set of the FIR mini-core is quite small, namely 15 instructions
in total. They can easily be implemented by a simple data path. The format of an
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instruction is shown in figure 6.4. The mini-core has two types of instructions: (1)
instructions with explicit register operands, (2) instructions with implicit register
operands or without register operands.
opcode flags
opcode flag register immediate
immediate
(width is customizable)
Explicit operand
No/implicit operand
Figure 6.4: Instruction formats.
The width of the immediate field of the instruction can be customized The
instruction mnemonics and a short description for each of the instructions are given
in table 6.2. In the following, the instructions will be explained in greater detail
such that the meaning of the flags will be clear. The possible registers for the
instruction format as explained above are (unless otherwise specified) : MACC,
COMP, CP, DP1, DP2, TMP1, TMP2, or TMP3. Due to the pipelined nature of the
implementation, some of the instructions have delay-slots.
Mnemonic: Function: Flags:
MACC Multiply-accumulate. CLR,COMP,FIN
ASMACC Add/Subtract-Multiply-Accumulate. CLR,COMP,FIN,SUB
ADDI Add immediate MOD
SUBI Subtract immediate MOD
LSET Set low part of register -
HSET Set high part of register -
SWITCH Switch the current filter. CLR
MOVREG Move between register and DM REGDM,DMREG
LOAD Load from CM or DM into register DM,CM
STORE Store from register into CM or DM DM,CM
SEND Send data to another mini-core. -
RECEIVE Receive data from another core. -
JMP Set program counter -
BRA Branch if register is zero/non-zero ZERO,NZERO
NOP No operation -
Table 6.2: Instructions for the FIR mini-core.
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Detailed descriptions
No operation:
Mnemonic: NOP
Type: no operands
Arguments: none
Description: This instruction does nothing. It is used as a delay slot when no other
instructions can be inserted.
Multiply-accumulate
Mnemonic: MACC
Type: Implicit operands
Arguments: <flags>,<immediate>
Description: This instruction multiplies a value from the coefficient memory with
a value in the delay-line and accumulates the result in the MACC register. The
immediate is added to DP1 and thus used to skip over tabs where coefficient is zero.
The coefficient pointer (CP) is incremented automatically. The final computation
of a linear phase filter requires the adjustment of the delay line pointers. This can
be done by setting the FIN flag. If the COMP flag is set then the COMP register
will be set to the complementary output of the filter. If the CLR flag is set, then the
MACC register will not accumulate, and the instruction will work as an ordinary
multiply.
Add/subtract-multiply-accumulate
Mnemonic: ASMACC
Type: Implicit operands
Arguments: <flags>,<immediate>
Description: This instruction is used for efficient implementation of linear phase
filters. It adds or subtracts two values from the delay-line and multiplies the re-
sult with a coefficient from coefficient memory. The result is accumulated in the
MACC register. The values taken from the delay line are indexed by DP1, and DP2
pointers. The FIN flag has the same effect as explained for the macc instruction.
The immediate is added to DP1, and subtracted from DP2 (except when the FIN
flag is set). The immediate helps skipping coefficients that are zero. The COMP,
and CLR flags have the same meaning as in the MACC instruction. Likewise, the
coefficient pointer is incremented automatically as in the macc instruction.
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Add-immediate
Mnemonic: ADDI
Type: Explicit operand
Arguments: <flag>,<register>,<immediate>
Description: The immediate is added to the register. It can optionally do the addi-
tion modulo the length of the current filter. This instruction is useful to implement
filters with pure delays, decimation filters and filters where the first tabs are zero.
Subtract-immediate
Mnemonic: SUBI
Type: Explicit operand
Arguments: <flag>,<register>,<immediate>
Description: The immediate is subtracted from the register. It can optionally do
the subtraction modulo the length of the current filter. This instruction along with
the branch-zero instruction, is useful to implement counters.
Set-low-part
Mnemonic: LSET
Type: Explicit operand
Arguments: <register>,<immediate>
Description: This instruction sets the lower part of the specified register and clears
the upper part. The immediate will usually not be as wide as the general precision
of the module and therefore this instruction can only be used to set the register to
a small value. Large values can be set by using the HSET instruction followed by
an ADDI instruction.
Set-high-part
Mnemonic: HSET
Type: Explicit operand
Arguments: <register>,<immediate>
Description: This instruction sets the high part of the specified register and clears
the lower part. This instruction can be used, along with the ADDI instruction, to
set the register to a large value.
Switch filter
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Mnemonic: SWITCH
Type: Implicit operands
Arguments: <flag>,<immediate>
Description: This instruction is used to switch to another filter. It assigns the value
of immediate to the register CURR which is a pointer to the filter memory. The
flag (CLR) can be used to reset the coefficient pointer before starting a new com-
putation.
Memory-register transfer
Mnemonic: MOVREG
Type: Explicit operand
Arguments: <flag>,<register>
Description: This instruction is used to transfer data between a register and the
delay-line memory. It is useful for inserting the result of one filter operation into
the delay-line of the next filter. It can also extract a value from a delay-line. It uses
indirect addressing into the delay-line. The flag determines the direction of the
transfer, REGDM flag for instance is a transfer from the register to the delay-line.
Load
Mnemonic: LOAD
Type: Explicit operand
Arguments: <flag>,<register>,<immediate>
Description: This instruction is used to load data from either the delay-line memory
or the coefficient memory into one of the registers. It uses immediate addressing to
the memory. If the value is loaded from the coefficient memory and that memory
has less precision than the register, the value is extended with zeros to the right.
The flag (CM or DM) determines the relevant memory for the load operation.
Store
Mnemonic: STORE
Type: Explicit operand
Arguments: <flag>,<register>,<immediate>
Description: This instruction is used to store data into either the delay-line memory
or the coefficient memory into one of the registers. It uses immediate addressing to
the memory. If the width of the register is greater than the memory, the least sig-
nificant bits will be truncated. The flag (CM or DM) determines the corresponding
80 Chapter 6. Implementing the FIR and IIR Mini-cores
memory for the store operation.
Send
Mnemonic: SEND
Type: Explicit operand
Arguments: <register>,<immediate>
Description: This instruction is used to transfer data between mini-cores. The
register value is put on the channel specified by the immediate field.
Receive
Mnemonic: RECEIVE
Type: Explicit operand
Arguments: <register>,<immediate>
Description: This instruction is similar to send except the direction of data transfer
is reverse. These message passing primitives are explained in greater detail in
chapter 5.
Jump
Mnemonic: JMP
Type: Implicit operand
Arguments: <immediate>
Description: This instruction sets the program counter to the value of the immedi-
ate.
Branch
Mnemonic: BRA
Type: Explicit operand
Arguments: <flag>,<register>,<immediate>
Description: Depending on the flag (ZERO/NZERO), this instruction will make
a branch if the register is zero/non-zero. The branch is relative to PC+1. It is
performed by adding the immediate to the program counter.
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switch clr, 0 ; Switch to filter 0
receive tmp1, 0 ; Receive sample
mov regdm, tmp1 ; Move sample to delay-line
asmacc clr, 2 ; First macc with
asmacc 2 ; clear of macc register.
asmacc 1
macc comp, fin, 5; Final macc. Generate
; complementary output and
; adjust pointers.
nop ; Delay-slot.
send macc, 10 ; Send output...
send comp, 20 ; and complementary output.
Figure 6.5: A fragment of an interpolated symetric FIR filter program.
A sample program
Figure 6.5 is an FIR program fragment that implements a small interpolated com-
plementary linear-phase filter of length 11 with seven non-zero coefficients. The
first instruction clears the accumulator and selects the set of pointers for filter 0.
The second instruction is a receive instruction that forces the mini-core to wait
for a sample on channel 0. As soon as the data is available, it is stored in a local
general-purpose register, tmp1. The input sample is inserted in the delay line of
the said filter with the mov instruction. And the rest of the program is basically a
sequence of multiply-accumulate instructions for computing the normal and com-
plementary outputs of the filter. The numeric arguments to the macc and asmacc
instructions are used to skip taps with zero coefficients.
Filters implemented on the FIR mini-core typically use significantly fewer in-
structions per sample as compared to a DSP processor. This is mainly due to the
mini-core being able to skip coefficients with taps that are zero, but also because
the overhead associated with switching from one filter to the next is only a single
instruction. Therefore, a filter implemented on a FIR mini-core has a much lower
instruction count than a traditional DSP implementation.
6.3 The IIR mini-core
The IIR mini-core is specialized in executing IIR filter programs. High order IIR
filters are usually realized by a serial and/or parallel combination of low order IIR
filters, to alleviate coefficient quantization sensitivity of the filter as discussed in
chapter 4. The basic element for implementing a high order IIR filter is a second
order IIR filter of direct form II implementation as shown in figure 6.6, known as a
“biquad”.
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∆
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x(n) y(n)
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b1
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w(n)
Figure 6.6: A biquad section.
6.3.1 Datapath
The IIR datapath is shown in figure 6.7. It is a simple three-stage pipeline. The
design has separate memories for storing programs and coefficients. Furthermore it
has a special register file to map delay elements of an IIR filter referred to as Biquad
register file. Figure 6.7 shows a dual-multiply-accumulate unit that enables the
computation of an entire biquad section in two clock cycles. It is a combinational
unit that computes two multiplications and adds both results of the multiplications
and the accumulator. The IIR mini-core also has a shift-add unit that is used for
scaling input and/or output as well as implementing biquad sections that has a
small number of ’1’s in their coefficients. The IIR mini-core contains the following
registers that the programmer has access to through several instructions.
• PC: Program counter.
• General purpose registers, r[0..n]: They are used for storing intermediate
data. The programmer has access to these registers via most instructions.
• Biquad registers, w[0..n]: Each biquad register is actually a pair of registers
connected one after the other forming a shift-register pair. These registers are
accessible via the biquad instruction.
• DMDA accumulator: Accumulator for the biquad instruction.
• Shift-add accumulator, A: Accumulator for shift-add type of instructions.
• Auxiliary accumulator, C: Used during shift-add type of instructions to
store an intermediate value that is later used in the biquad instruction.
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Figure 6.7: Block diagram of the IIR mini-core.
Another feature of the IIR mini-core that differentiates it from a DSP processor
is the specialized register file used to store the delay elements of a biquad section.
As shown in figure 6.8 the register file is implemented as a set of two-word shift-
registers. The address input controls, which register pair to read. The shift-register
pair implementation of a biquad stage is a direct mapping of the delay elements in
figure 6.6 to hardware. The advantage of this approach is that complex addressing
modes in the instruction set and the corresponding hardware can be avoided. As
a biquad stage consists of only two delay elements, this way of implementing the
delay line is preferable and energy-efficient.
6.3.2 Instruction Set
The instruction set of the IIR mini-core is simple and small. As all IIR filters can
be constructed from biquad stages, a special instruction to execute a biquad stage
would be appropriate. The IIR mini-core executes a biquad section, using a single
instruction called biq. The biquad stage can also be computed using shift-add
functionality instead of invoking the multiplier of figure 6.7.
Even though this section will present several instruction format types, one can
easily observe that the instruction fields in various formats are matching, therefore
there is almost no overhead circuitry that differentiates these types during decoding
process. There are five types of instruction formats. All the fields of an instruction
format is customizable i.e, these fields are provided as generics through the entity
interface and can be set by the mini-core user. Therefore, an instruction word
length is determined by the maximum word length of all types. Some fields for
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REGISTER PAIR SELECT TREE
Selected register pair
0 n−1
w(n−1)
w(n−2)
Data
Address
w(n−1)
w(n−2)
Figure 6.8: Register file implementation.
several instruction format types are shown with dotted lines. These fields for the
corresponding instruction format are empty.
Type 1 Instruction format
Figure 6.9 shows type 1 instruction. The register field regX, and regY show the
destination/source, and source registers, respectively. These registers belong to the
general-purpose register file. The immediate field is shown by the imm symbol.
The dotted field is empty. As all the fields are customizable in terms of word
length, type 1 format simply means that the immediate field is right-aligned when
forming the instruction, whereas other fields are left-aligned.
Opcode Destination/Source (regX) Source (regY) imm
Figure 6.9: Instruction format, type 1.
The instructions of this type are:
No operation:
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Mnemonic: NOP
Arguments: none
Function: none
Description: This instruction does nothing. It is used as a delay slot when no other
instructions can be inserted.
Addition:
Mnemonic: ADD
Arguments: <regX><regY>
Function: regX := regX+regY
Description: This instruction adds both registers and puts the result into register
regX.
Subtraction:
Mnemonic: SUB
Arguments: <regX><regY>
Function: regX := regX-regY
Description: This instruction subtracts regY from regX and puts the result into
regX.
Move:
Mnemonic: MOV
Arguments: <regX><regY>
Function: regX := regY
Description: This instruction sets regX to the value of regY.
Shift-(right/left), destination accumulator, A:
Mnemonic: SHF(R/L)
Arguments: <regY><imm>
Function: A := regY » imm
Description: SHFR instruction shifts regY right by the amount specified in the
immediate (imm) field and puts the result in the accumulator, A. It performs arith-
metic shift on the operand. The same instruction for shifting left is denoted by the
SHFL mnemonic.
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Shift-(right/left), destination register file:
Mnemonic: SHF(R/L)R
Arguments: <regX><regY><imm>
Function: regX := regY » imm
Description: SHFRR instruction shifts regY right by the amount specified in the
immediate (imm) field and puts the result in register, regX. The same instruction
for shifting left is denoted by the SHFLR mnemonic.
Increment decimation counter, D:
Mnemonic: INC D
Arguments: implicit
Function: D := D+1
Description: This instruction coupled with a conditional branch is used in multi-
rate signal processing algorithms.
Type 2 Instruction format
Figure 6.10 shows type 2 instruction format. These instructions use the shift-add
unit of the IIR mini-core for computing IIR filters. If an IIR filter can be encoded
with a few shift-add type of instructions, the end program may consume less power
than an IIR filter implemented using biquad instructions.
Opcode Destination/Source (regX) s immDIP Flag
(a)
(b)
Opcode s P Flag immDIC Flag
Figure 6.10: Instruction format, type 2.
The instructions of this type are:
Shift-add/subtract:
Mnemonic: SHF(R/L)A
Arguments: <flags><w(s)><imm>
Function: A := A+/-w(s)(n-DI)»imm || if C flag=1 then C:=A+/-w(s)(n-DI)»imm
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Description: This instruction adds to or subtracts from the A accumulator the
shifted value of delay line elements of the IIR filter specified by the biquad reg-
ister, w(s)(n-DI). DI is a flag that chooses between w(n-1) or w(n-2). w(s) selects
the corresponding biquad section. The C flag enables concurrent updating of the
auxiliary C accumulator. The P flag shows if the shifted value will be added to or
subtracted from the accumulator. The corresponding instruction for shifting left is
denoted by SHFLA.
Shift-add/subtract, destination register file:
Mnemonic: SHF(R/L)AR
Arguments: <flags><regX><w(s)><imm>
Function: regX , A := A+/-w(s)(n-DI)»imm || w(s)(n) := C
Description: Similar to the above instruction. The added feature is the ability to
specify a general purpose register for the result as well as updating the delay-line
(special biquad register file) by shifting. Here the C auxiliary accumulator is used
to update the delay line. This means that w(n) should be computed and saved to C,
before this special instruction takes place.
Type 3 Instruction format
Figure 6.11 shows type 3 instruction format.
Opcode Destination/Source (regX) s Source (regY)
Figure 6.11: Instruction format, type 3.
The instruction of this type is:
Biquad:
Mnemonic: BIQ
Arguments: <regX><w(s)><regY>
Function: Implementing biquad equations
Description: This instruction computes a whole biquad section in two clock cycles.
It computes the following difference equations. The coefficients a1, a2, b1, and b2
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are indirectly addressed via an index pointer into the coefficient memory. The pro-
grammer sets a special register to the number of biquad stages during configura-
tion. The circular buffering and updating of the index pointer is done automatically
during the execution of the BIQ instruction.
• w(s)(n) := regY + a1 w(s)(n-1)+ a2 w(n-2)
• regX := w(s)(n) + b1 w(s)(n-1)+ b2 w(n-2)
Type 4 Instruction format
Figure 6.12 shows type 4 instruction format.
Opcode target_addr
Figure 6.12: Instruction format, type 4.
The instructions of this type are:
Jump:
Mnemonic: JMP
Arguments: <target_addr>
Function: PC:= target_addr
Description: This instruction jumps the control of the instruction flow to a target
address in the instruction memory.
Branch equal:
Mnemonic: BEQ
Arguments: <target_addr>
Function: PC:= target_addr if D=multi_rate_counter
Description: Branch if the decimation counter D is equal to the multi-rate counter.
The multi-rate counter specifies the multi-rate coefficient and is set during config-
uration. This instruction along with INC D instruction is used in multi-rate signal
processing algorithms where the sampling frequency of some parts of the system
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is lower than the original sampling frequency (decimation). This requires the mini-
core that is running slowly to output new data at its own “slow” sampling rate.
Type 5 Instruction format
Figure 6.13 shows type 5 instruction format.
Opcode Destination/Source(regX)
(a)
read_addr
(b)
Opcode Destination/Source(regX) write_addr
Figure 6.13: Instruction format, type 5.
The instructions of this type are SEND and RECEIVE. They have been ex-
plained in the FIR mini-core instruction set description as well. Naming of some
of the fields of these two instructions are different, as they were designed by differ-
ent individuals, but the basic functionality is the same. In figure 6.13, read address
field represents the input channel, whereas the write address field specifies the input
channel for the receiving mini-core. Therefore the write address field is potentially
larger as the receiving mini-core should be specified as well.
Sample programs
Figure 6.14 shows an IIR program that implements a 4th order cascaded IIR filter.
The first instruction of the IIR program waits for the input sample to arrive at
channel 0. Until the data arrives, the mini-core goes to sleep mode i.e., the clock
signal to the mini-core is stopped. The input sample is stored in register r1. The
second instruction computes a biquad stage. The biquad delay line consists of a
shift-register pair, and is specified by w0. The output of this biquad stage is placed
in register r2. The third instruction reads from register r2, and computes another
biquad stage, putting the result in register r3. The output of the cascaded IIR filter
is sent to channel 4 i.e., to another mini-core. The last instruction jumps to the start
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of the program, and executes the receive instruction in the next clock cycle. The
mini-core will go to sleep until the data for channel 0 shows up.
start:receive r1, 0 ; Receive sample to r1
biq w0,r2,r1 ; Compute biquad 1,
biq w1,r3,r2 ; Compute biquad 2,
send r3, 4 ; Send output...
jump start ; jump to start
Figure 6.14: An IIR filter with two biquad sections.
The IIR filter presented in figure 6.14 can also be implemented using shift-
add type of instructions. The system programmer should be careful however, the
number of instructions to implement a biquad stage will increase according to the
number of “1”s in the coefficient representation. Even though shift-add instruc-
tions are cheap in terms of energy consumption, the overall program may not be
power efficient. Figure 6.15 shows the IIR filter implementation using shift-add
instructions.
start:receive r0,0
shfr A,r0,1 #A = x(n) >> 1
shfr A,w0(n-1),2,add #A = A + x(n-1) >> 2
shfr A,w0(n-1),3,add #A = A + x(n-1) >> 3
shfr A,C,w0(n-2),2,sub #C = A = A - x(n-2) >> 2
shfr A,w0(n-2),0,add #...
shfl A,r1,w0(n-1),1,sub #...
shfr A,r1,2 #1st biquad output
shfr A,w1(n-1),2,add #...
shfr A,w1(n-1),0,add #
shfr A,w1(n-2),1,sub #
shfr A,C,w1(n-2),2,sub #
shfr A,w1(n-2),0,add #
shfl A,r1,w1(n-1),1,sub #
shfr r2,r1,2
shfl r3,r1,1
add r2,r3
send r2,24 # send output...
jump start
Figure 6.15: The same IIR filter with shift-add type of instructions.
Only the first four shift-add instructions will be explained here as the rest are
similar. Input data sample is put into register r0 first. The next instruction shifts
data right by 1 bit (i.e. divide by half) and puts the result in accumulator A. The
third instruction is similar, only the shift amount is by three bits. The fourth in-
struction makes a copy of the A accumulator and puts the result of the computation
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onto both the A, and C accumulators. The C accumulator holds w

n  , which is an
intermediate result to be inserted to the delay line at the end of the biquad compu-
tation.
6.4 The Interconnect network
Because of its simplicity and the modest communication requirements, the test
chip described in this thesis has a bus based interconnect network. The address
space of this bus is the union of all input buffers in all interface units. A send
instruction results in a write transaction to an input buffer. A receive instruction
simply transfers data from the input buffer to the associated mini-core.
Since the bus is a shared medium, arbitration is required to ensure that only one
node at a time is driving the bus. The test chip use a simple round robin arbitration
scheme implemented in a distributed fashion using a circulating token.
A mini-core executing a receive instruction goes to “sleep” until the re-
quested data item shows up at the specified channel. Likewise a mini-core exe-
cuting a send instruction halts until the network consumes the data item in the
output buffer. These sleeping modes are handled by clock gating at the module
level. A mini-core is only clocked when necessary, and this results in significant
power savings.
Currently the idle power consumption of the network is relatively high, com-
pared to the energy consumption of actual data flowing through the network.
Therefore, asynchronous solutions for the network that are showing promise in
terms of idle and overall power consumption are being investigated [67].
6.5 Design flow
The design flow that we have used is based on synthesizing from an RT level VHDL
description into a standard cell netlist. Synthesis and simulation was done using the
Synopsys tool set (DC compiler, and VHDL debugger) and placement and routing
was done using Cadence Silicon Ensemble. Total power consumption has been
analyzed by using Synopsys Power Compiler and the detailed power breakdown
reported in section 8.7 has been obtained using an "in house" tool capable of post
processing the power report file generated by Synopsys.
We have deliberately avoided the use of full-custom layout and mask-level
macro-cells like RAM-blocks; the design is implemented using standard cells only.
Furthermore, we have used Synopsys designware multipliers and adders. In com-
bination with the use of standard cells, this resulted in the lowest possible design
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effort and maximum portability. Low power has been obtained by optimizing at ar-
chitecture level, RT level and gate level by extensive use of clock gating (explicitly
expressed in the VHDL code). Doing manual clock gating at the top level enabled
us to be in more control of the clock network synthesis process.
The VHDL code is parameterized such that it is possible to instantiate mini-
cores with different word-size and different size memories. For the interconnection
network, the number of nodes is a parameter. Hence it is fairly straightforward to
instantiate a complete platform with the appropriate amount of resources.
6.6 Clock gating strategy
Avoiding unnecessary switching in the clock network is a common technique used
in synchronous designs to reduce power consumption. In general two levels of
clock gating are employed in the mini-core based platform:
(1) At the highest level, the clock input to each mini-core is gated. The con-
dition required for stopping the clock, depends on the availability of data to-and-
from the interconnect network: while executing a “receive” instruction, a mini-core
waits for a data item in an idle state until the corresponding item shows up at the
associated channel input buffer. In the meantime, the clock input to the mini-core
is stopped, avoiding energy waste that would otherwise occur during the idle state
of the mini-core. Likewise, while sending a data item through the network, a mini-
core waits for the availability of the network in an idle state. A mini-core executing
a “send” instruction is only allowed to proceed when the network is available. The
idle state is implemented by stopping the clock feeding the mini-core.
(2) Inside the individual mini-cores, we use clock gating at the RT level. The
pipeline registers at the inputs of combinational units such as multipliers, ALUs,
etc. are only clocked depending on the instruction being executed. Two well-
known advantages of clock gating at the RT level are; it eliminates switching in
the unused modules, it reduces switched capacitance in the clock tree inside the
mini-cores.
Although quite aggressive, the above is all standard low power design practice,
and it should be emphasized that the main power savings stem from the overall
architecture.
6.7 Memory design
Due to the lack of a hard block SRAM, we used latch-based memories in all mini-
cores. The energy penalty considering the small size memories used in the mini-
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Figure 6.16: Implementation of the latch-based RAM.
cores is marginal, and furthermore layout generation became quite easy with all
cells in the design being similar.
Conceptually the memory design used throughout the mini-core platform is an
array of edge triggered flip-flops where only one is clocked depending on the ad-
dress. The implementation uses a single shared master latch. The sample memory
shown in figure 6.16 consists of m
 
bit words. An n
 
word memory is composed
of 1 master latch and n slave latches.
Writing into the memory is controlled by the write enable signal that is used
to produce a gated clock. When the clock is low, the master latch captures data
from the “Data In” port. At the same time, depending on the destination address,
the one-hot decoder selects a target slave latch. The select signal goes through an
AND gate, and only the selected slave latch sees a gated clock at its enable input, as
illustrated in figure 6.16. When this gated clock signal goes high the corresponding
slave latch becomes transparent and when the clock signal goes low it closes.
The interesting part of this design is that during a write operation only the mas-
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ter latch and the selected m
 
bit latch are clocked, thanks to clock gating circuitry
being merged with the decoding unit as shown in figure 6.16. This results in very
small energy consumption for a write.
A read operation is simple; the only active block in the memory during a read
operation is the multiplexer tree at the output port. The clock feeding the memory
is stopped during a read operation, hence saving unnecessary switching activity in
the clock tree.
6.8 Summary
Two mini-core designs, and the interconnection network have been explained in
this chapter. Both mini-cores are simple pipelined instruction set processors with
specialized datapaths tailored to their respective application domains. The instruc-
tion set for each mini-core is explained through a set of filter application programs.
The mini-cores are parameterizable, and well suited for a synthesis based ASIC
design flow. For this purpose, we have avoided the use of full-custom layout and
macro-cells.
Unnecessary switching activity in the mini-cores is eliminated through a clock
gating strategy that shuts-off entire and/or parts of unused mini-cores. This com-
bined with custom datapaths with small instruction set designs, leads to energy-
efficient mini-core designs.
Chapter 7
The Test Chip
To assess the feasibility of the mini-core approach, a test chip containing 6 mini-
cores and an interconnect network has been designed and fabricated. It has been
successfully tested and verified at 1.8 Volt.
The testing procedure has been carried out using a test bench that consists of
(1) a Xilinx FPGA board (RC1000-PP) that is connected to a host PC via the PCI
bus, (2) a test board that accommodates the test chip, a switch array for individual
current measurements and some multiplexers, and (3) a logic analyzer.
This chapter will present these components and functionality of the test bench.
Section 7.1 will give some information on the particular prototype implementation
using the mini-core approach whereas section 7.2 will describe how the test bench
works. Finally section 7.3 will summarize the chapter.
7.1 The chip
A layout of the test chip is shown in figure 7.1. The test chip is implemented
using 0.25µm CMOS STMicroelectronics standard cell library. The core area is
approximately 5mm2 and contains 520 K transistors.
The mini-cores on the test chip are instantiated with different memory sizes and
can be programmed to any application consisting of FIR and IIR type of algorithms.
Table 7.1 shows the main characteristics of the mini-cores on the test chip. Typical
filter examples are used to determine these parameters. The Data Memory field for
FIR type mini-cores shows the sizes of delay-line memories whereas for IIR type
mini-cores, that field represents the sizes of biquad register files.
The mini-cores, and the network have separate power supply pins that allows
us to measure current consumption of each block individually. The communication
network is also available at the pins, allowing a possible extension with off-chip
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Figure 7.1: Die photo of the test chip.
mini-cores, DSP cores and micro-controller cores.
The test chip has successfully been tested and verified at 1.8 Volt power supply.
As the FPGA board used for testing has a fixed 3.3 V power supply, scaling the
power supply of the test chip further proved difficult. However, from a previous
experience with the same process technology, the test chip is expected to operate
correctly at 1 V.
7.2 Test bench
This section will present the architecture of the test bench in section 7.2.1, and the
major components used in the test bench, in sections 7.2.2 and 7.2.3.
7.2.1 The idea
The test bench shown in figure 7.2 has two main functions:
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Mini-core Data Instruction Coefficient
Memory Memory Memory
words x bits words x bits words x bits
FIR1 118x16 41x16 16x16
FIR2 93x16 32x16 16x16
FIR3 64x16 32x16 25x16
IIR1 4x20 32x13 4x12
IIR2 8x20 32x14 8x12
IIR3 16x25 64x15 16x20
Table 7.1: Mini-core parameters.
• To verify the test chip functionality by exciting it with pre-defined input vec-
tors, and comparing the outputs with the outputs of previous simulation runs.
This is basically performing a crosscheck of the prototype with a “golden”
model verified at the beginning of the design process.
• To measure current consumption of each individual block, i.e., mini-cores,
and the interconnect network.
The following units make up the test environment: (1) the RC1000-PP FPGA
board that is connected to a host PC via the PCI bus, (2) a custom designed test
board that accommodates the test chip, a set of switches and, multiplexers as shown
in figure 7.6, (3) the host PC that accommodates the FPGA and the software to con-
trol the test environment, (4) a logic analyzer for additional probing to the system.
Controlling the test bench is taken care by a test program implemented in C++
on the host PC [80]. The test program is a command line application that allows the
test engineer to exercise several commands for verification and power measurement
purposes. A simple finite state machine is designed as an interface between the
C application and the test board. The basic task of the FSM is to input data to
the test chip, and collect the corresponding outputs. For this purpose, the FSM
communicates both with the test program and the test board. The test vectors for
the test chip are stored in the host PC. Feeding the chip with input data occurs in
two steps. (1) the test program asks for an ownership for the SRAM memories on
the RC1000-PP board, and stores all the necessary data (audio samples as well as
a command for the FSM) onto the memories via DMA transfer after the ownership
of the memories has been granted. (2) The FSM on the FPGA is notified about the
transfer and then granted with the ownership of the corresponding SRAM block. It
then continues with the operation and executes the required task.
98 Chapter 7. The Test Chip
  
  

   	

 
DEMUX MUX
Test Chip
Vdd lines 
ENVIRONMENT (RC1000−PP Board + on board RAM + PC software)
Our board
50 I/O pins in total
Figure 7.2: Functional block diagram of the test bench.
When the test program is started, the user first specifies the clock rate for the
test bench, as well as the file that holds configuration data. The configuration data
is a collection of test programs for all the mini-cores. After configuration, the
program asks the user to select any of the commands below.
• RunDataSet: When this command is executed, a finite set of audio sam-
ples are fed to the test chip, and the corresponding output is stored onto the
SRAM memories on the FPGA board. From here, they are written into an
ASCII file, and compared to the golden model output. It is possible to test
all mini-cores individually, as well as the network by executing various pro-
grams in succession.
• RunForever: When this command is executed, the FSM on the FPGA re-
peats the finite data set forever by looping to the start whenever the end of
the data set is reached. This command is used for measuring current con-
sumption of each block on the test chip.
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• RunBus: This command is used to keep track of the data transfers over the
interconnect network. As the communication bus is available on the pins, it
can be observed with this command.
A photo of the actual test bench is given in figure 7.3
Figure 7.3: The test bench used for functional verification and power measure-
ments.
7.2.2 RC1000-PP board
In order to apply test patterns to the test chip and collect the outputs on a PC
for further comparison with simulated chip results, we have used an FPGA board
(RC1000-PP) connected to a host PC via the PCI bus. The board is shown in
figure 7.4.
The RC1000-PP hardware platform is a standard PCI bus card equipped with a
Xilinx Virtex family BG560 FPGA with up to 1 million system gates. It has 8MB
of SRAM directly connected to the FPGA in four 32-bit wide memory banks. The
memory is also visible to the host CPU across the PCI bus as if it were normal
memory. Each of the 4 banks may be granted to either the host CPU or the FPGA
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Figure 7.4: The RC1000-PP rapid prototyping development platform.
at any one time. Data can therefore be shared between the FPGA and the host CPU
by placing it in the SRAM on the board. It is then accessible to the FPGA directly
and to the host CPU either by DMA (Direct Memory Access) transfers across the
PCI bus or simply as a virtual address.
Figure 7.5: The RC1000-PP functional block diagram.
The board also includes two standard PMC connectors for directly connecting
other processors and I/O devices to the FPGA; a PCI-PCI bridge chip also connects
these interfaces to the host PCI bus, thereby protecting the available bandwidth
from the PMC to the FPGA from host PCI bus traffic. A 50 pin unassigned header
is provided for inter-board communication. Our custom designed test board that
accommodates the test chip uses this 50 pin header to communicate with the FPGA.
The functional block diagram of the FPGA board (RC1000-PP) is illustrated in
figure 7.5.
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7.2.3 Our test board
Because the number of I/O pins available on the RC1000-PP for inter-board com-
munication were limited to 50, we have designed a test board that employed mul-
tiplexers accompanying the test chip as shown in figure 7.6. We have also imple-
mented a switch array on the board to enable measuring individual current con-
sumption of the mini-cores and the network.
Figure 7.6: Photo of the test board.
7.3 Summary
The test bench described in this chapter proved quite useful and low cost as an alter-
native to the use of very sophisticated testing equipment. Basically the test bench
served as a physical environment to perform crosschecks with the simulations of
the design using conventional CAD tools.
Furthermore, we have successfully tested and verified the prototype at 1.8 Volt
that enables us to gain more confidence in evaluating the mini-core approach.
As the FPGA board (RC1000-PP) used for testing has a fixed 3.3 V power sup-
ply, scaling the power supply of the test chip further proved difficult. However,
from a previous experience with the same process technology, the test chip is ex-
pected to operate correctly at 1 V.
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Chapter 8
Results
This chapter evaluates the mini-core approach by comparing it with two commer-
cial low power DSP processors and hardwired ASICs that implement an FIR filter
bank and IIR filters. The goal is to identify where the mini-core approach fits into
power vs. flexibility trade-off curve of figure 1.1.
8.1 Introduction
Even though, we’ll examine extensive comparisons with alternative implementa-
tions, a 100% apples-to-apples comparison is not always possible. Many arti-
cles on low power DSP architectures only state energy-per-instruction measures
like: MIPS/W (mega instructions per second per Watt), or MOPS/W (mega oper-
ations per second per watt). These figures should be taken with some care as they
completely ignore the instruction-count-per-task issue. A fair comparison requires
one or more real benchmarks for which one can estimate the energy consumption.
Other issues that may offset the numbers are technology, supply voltage, etc.
The mini-core designs are implemented in a 0.25 µm ST process and the hear-
ing aid application is intended to operate at a supply voltage of 1.0 V. In the fol-
lowing we will scale power figures of alternative designs to this process and supply
voltage whenever it is possible to do so.
We have used four benchmark programs to evaluate the mini-core designs:
(1) a bandpass FIR filter with 25 coefficients, (2) a highpass IIR filter with two
biquad stages, (3) a filterbank with interpolated FIR filters that divides the input
signal into 7 frequency bands [65] and, (4) an equalizer, that is a combination
of a filterbank with high and low-pass IIR filters. The filterbank is a non-trivial
industrial application extensively used in hearing aids. The benchmark comparison
tables 8.1, and 8.2 will consist of instruction count per sample, clock cycles per
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sample, required clock frequency, and power per sample entries. We have assumed
16 KHz sampling rate for all benchmarks.
In sections 8.2 and 8.3 we will provide full benchmark comparisons between
the mini-cores and two commercial general-purpose DSPs: the TMS320C54x DSP
chip and the ARCTangent
 
A4TM synthesizable core (in the following referred to
as “the ARC-core”). Following this, section 8.4 provides full benchmark com-
parisons between the mini-cores and dedicated hardwired ASIC implementations
designed by our industrial partner, Oticon A/S. To put the mini-core approach into
a broader perspective, section 8.5 reports W/MIPS figures for a collection of other
designs reported in the literature. In section 8.6, we will present the power con-
sumption of the current network and also report idle power of the mini-cores. Fi-
nally, in section 8.7, we will provide power consumption breakdown of a single
mini-core in order to provide additional insight into where power is consumed.
8.2 Comparison with the TMS320C54x
We will first evaluate the mini-cores against a general-purpose DSP processor, the
TMS320C54x produced by Texas Instruments. This processor is also implemented
in a 0.25µm technology and it is a representative off-the-shelf DSP. It is thoroughly
characterized in terms of its power consumption [86] and optimized assembly code
for various applications is freely available [40].
Table 8.1 shows the power consumption for a couple of benchmarks. The mini-
core power figures are based on measurements. The TMS320C5x figures are esti-
mated using assembly programs published by Texas Instruments in [40]. We have
removed initialization code and used instruction-level power measurements docu-
mented in [86]. The measurements in [86] are done at a supply voltage of 3 Volt,
and we have scaled them to 1V to enable comparison, table 8.1. The programs for
the TMS320C54x are assumed to be running from on-chip memories. Due to data
dependencies and inter-instruction dependencies the power-per-instruction figures
of the processor may vary and [86] provides best case and worst case figures. For
this reason the TMS320C54x figures in table 8.2 show an estimation interval, rather
than a single absolute power figure.
As seen from table 8.1 the FIR mini-core consumes only 15-21% of the power
consumed by the TMS320C54x. This huge power saving is due to the mini-core
being small and simple, thereby consuming less energy per instruction. For the
IIR mini-core the picture is even more favorable. Its power consumption is only
3.3-4.1% of the corresponding figure for the TMS320C54x. Furthermore, the
mini-core executes 2.25 times fewer instructions and has a 6.4 times lower en-
ergy/instruction figure.
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FIR filter FIR mini-core TMS320C54x
Inst. per sample: 30 33
Clocks per sample: 30 33
Clock frequency: 500 KHz 532 kHz
Power for task @1V: 28 µW 133 - 183 µW
IIR filter IIR mini-core TMS320C54x
Instructions per sample: 10 27
Clocks per sample: 12 27
Clock frequency: 500 KHz 435 KHz
Power for task @1V: 4.8 µW 116 - 145 µW
Table 8.1: Power consumption of different filter implementations assuming a
16 KHz sampling rate. The figures for the FIR mini-core and the IIR mini-core
can be compared with similar figures for a TMS320C54x DSP. All figures assume
a supply voltage of 1.0V.
Please note that the IIR mini-core could be run at a slower clock rate, unfor-
tunately the test bench could not create a slower clock than 500KHz. However,
the mini-core does not consume power during the idle period before the next input
sample. This is because the mini-core will execute a “receive” instruction and go
to “sleep” mode where the clock that feeds the mini-core is stopped.
The instruction count figure for executing the FIR filter benchmark is similar
for both designs. The reason is, this benchmark is an ordinary FIR filter that all
DSP processors can implement with a tight loop. The FIR mini-core has been
designed to allow efficient implementation of symmetric interpolated FIR filters
that require complex dual-data addressing, and for such filters the mini-core has a
significantly lower instruction count per task as seen in table 8.2 that is introduced
in the next section.
One final remark about the figure in table 8.1 is that, our clock cycles per
sample estimates could be fairly optimistic for the TMS320C54x, since data de-
pendencies and pipeline behavior are not taken into account.
8.3 Comparison with the ARC-core.
Through our industrial partner, we had access to the ARC processor core developed
by ARC International. It is a synthesizable 32-bit RISC-core intended for low-
power, high performance SoC based designs. The basic CPU can be extended
with a MAC unit and an XY data memory. Furthermore, it has an extendable
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FIR filter FIR mini-core The ARC-core
Instructions per sample: 30 30
Clocks per sample: 30 38
Clock frequency: 500 KHz 607 KHz
Power for task @1V: 15 µW   169 µW
IIR filter IIR mini-core The ARC-core
Instructions per sample: 10 20
Clocks per sample: 12 35
Clock frequency: 500 KHz 560 KHz
Power for task @1V: 6.8 µW   148 µW
Filterbank FIR mini-cores The ARC-core
Instructions per sample: 73 153
Clocks per sample: 50 205
Clock frequency: 1 MHz 3.2 MHz
Power for task @1V: 71 µW   423 µW
Equalizer All mini-cores The ARC-core
Instructions per sample: 101 200
Clocks per sample: 61 268
Clock frequency: 1 MHz 4.2 MHz
Power for task @1V: 92.5 µW   554 µW
Table 8.2: Comparing the mini-cores with hardwired ASICs and a low-power DSP
core, extrapolating to 16 KHz sampling rate, 1 V power supply and similar semi-
conductor process. The filterbank is partitioned and assigned to two mini-cores
running in parallel, therefore clock cycles per sample figure is less than the total
instruction count.
instruction set that can be customized based on the customer requirements. The
specific instance that we have evaluated includes the basic CPU, 2x128x32 bits of
XY-memory, and a 24-bit pipelined MAC unit.
Table 8.2 shows the power consumption for all four benchmarks introduced in
section 8.1. The power data for the mini-cores are based on simulations except for
the filter bank and equalizer applications that were based on actual measurements.
Our experience is that power consumption estimates obtained through simulation is
15–20% higher. The power data for the ARC-core are based on power simulations
of a synthesized netlist. The original power figures for the ARC-core are obtained
for a 0.18µm UMC standard cell library. To enable comparison with 0.25µm ST
library that was used to implement the mini-cores, we scaled the power figures by a
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Filterbank FIR mini-core(s) ASIC
Power for task @1V: 71 µW 48 µW
IIR filter IIR mini-core ASIC
Power for task @1V: 6.8 µW 4.2 µW
Table 8.3: Evaluating flexibility vs. power trade-off between mini-core designs and
dedicated circuitry. The IIR filter power numbers are based on power simulations,
whereas the filterbank comparison is based on measurements. All figures assume
a supply voltage of 1.0V and a sample rate of 16 KHz.
factor of 1.9. This scaling factor was obtained via a representative ASIC developed
by our industrial partners who implemented the design in both technologies.
The input data applied for the first two benchmark programs involve noise,
whereas the last two benchmarks are excited with a sine wave. The ARC-core data
includes the power consumption of the XY memory but not the program memory as
we used a behavioral model for the program memory in the simulations. The results
presented therefore represent a lower bound, as indicated by the “   ” symbol in the
table. Another important thing to note, is that the ARC-core has a 24x24 multiplier,
whereas the FIR mini-core, and the IIR mini-core contains 16x16, and 16x12 bit
multipliers respectively. However, data and coefficient word lengths for the ARC-
core programs and the mini-core programs are the same in all benchmarks.
Having said that, the mini-cores consume at least 6 – 21 times less energy per
task while executing the benchmarks as can be seen from table 8.2. This is not a
surprise, as the mini-cores are only programmable within their corresponding algo-
rithm class, whereas the ARC-core can basically execute any DSP algorithm. It is
interesting to note the power savings due to the reduced flexibility. The mini-cores
also execute 2 times fewer instructions per task in general. The only exception
benchmark is the ordinary FIR filter that can be implemented as a very efficient
loop on the ARC-core.
8.4 Comparison with ASIC implementations
Another interesting question is how well a mini-core implementation compares
with a hardwired synthesized ASIC implementation. For this purpose, another
comparison is made between the mini-cores and hardwired ASICs designed in the
same 0.25µm technology by our industrial partners as shown in table 8.3. While
running the filter bank and the high-pass IIR filter, the mini-cores consume 1.5 and
1.6 times more power than the corresponding hardwired ASIC implementations.
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Design Technology Methodology Power metric
Coyote, [61] 0.25 µm some full-custom 100 µW/MIPS
Lee et al., [58] 0.35 µm dual-Vt some full-custom 210 µW/MHz
Mutoh et al., [63] 0.5 µm multi-Vt some full-custom 1.1 mW/MHz
Pleiades, [93] 0.25 µm some full-custom 10-100 µW/MOPS
Phonak IC,[62] 0.25 µm standard cells only 14.4 µW/MOPS
Mini-cores 0.25 µm standard-cells only 11-26 µW/MIPS
Table 8.4: Comparing the mini-core approach with other designs in literature.
8.5 Some additional comparisons
Based on the power figures and benchmark programs reported in the previous sec-
tions we can estimate an absolute power efficiency of mini-cores to be around 21-
53 µW/MIPS (for relatively complex instructions), or 26-62 µW/MMACs (Mega
Multiply-Accumulate per second). These results are obtained using normal stan-
dard cells and process parameters. The foundry also offers a special low-power
process and standard cell library which exhibit half the power consumption. For
comparison purposes it would be fair to claim a power efficiency of the mini-cores
in the order of 11-26 µW/MIPS, and 13-31 µW/MMACs.
Table 8.4 shows a comparison with other designs reported in the literature. The
Coyote DSP processor [61] is specifically designed for audio signal processing and
low power consumption. It was originally implemented in a 0.50 µm CMOS pro-
cess, but it has been re-implemented in 0.25 µm technology where it consumes
100 µW   MIPS [5]. The authors of [58] achieve 210µW/MHz in a 0.35 µm dual
Vt CMOS technology. The benchmark application consists of mainly MAC instruc-
tions. A 0.5 µm multi-threshold CMOS DSP by [63] offers 1.1 mW/MHz while
running MACs. All these designs involve at least some full-custom layout, and can
be characterized as “optimized” DSP’s where an instruction typically involves one
multiply-accumulate operation and some address pointer updating. Furthermore
they all owe a great deal of their power efficiency to low-level full-custom circuit
implementations.
To complete the picture we mention that an implementation of the Pleiades ar-
chitecture achieves 10-100MOPS/mW [93], corresponding to 10-100 µW/MOPS,
and that a hardwired fully synthesized hearing aid IC achieves 14.4 µW/MOPS
[62]. For these designs it is rather unclear what is meant by an “instruction” or
an “operation,” and it is therefore unclear how to compare with our design. The
mini-cores with a low power standard cell library consume approximately 11-26
µW/MIPS but they execute 2 times fewer instructions than a traditional DSP for
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RTL level component Power as %
Instruction memory 6.6
Instruction Decoder 5.5
Address generation unit 6.4
ALU 3.8
Coefficient memory 4.2
Data memory 18.7
Filter memory 5.1
Multiply-accumulate unit 49.7
Total 100
Table 8.5: Power breakdown figures for the FIR1 mini-core from the testchip.
the same task (table 8.2) hinting that 6-13 µW/MOPS is perhaps more realistic for
comparison with [93, 62].
8.6 Interconnect network and idle power
Power consumption of the current bus-based interconnect network is approxi-
mately 8.1 µW while running the filter bank application. This corresponds to 9%
of the total power consumption. The majority of the power consumed by the net-
work is “idle power” and it stems from the distributed arbitration scheme where the
token makes one round-trip through all interface units in every clock cycle. This
is simple, but obviously not recommended in a real application. The idle power
consumption of the interconnect network is 6.2 µW at 1 V at 1 MHz. As stated in
section 6.4, for a reduced idle power consumption asynchronous solutions for the
network have also been investigated [67].
We have also measured idle power consumption of the chip by running a test
program that puts all the mini-cores in “sleep” mode. Mini-core “sleep” mode
measurements report power consumption less than 1 µW. This supports the archi-
tecture concept as we envision even unused mini-cores in a SoC design, depending
on the application. For this to work, idle power consumption of the mini-cores
should be negligible.
8.7 Power consumption breakdown
Another way of evaluating the mini-core based platform is to look at the power
breakdown figures of a single mini-core. The main idea behind customizing the
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datapath for each mini-core was to reduce power consumed in fetching and decod-
ing instructions by focusing on a specific class of algorithms.
Table 8.5 shows that only 12% of the total energy is being consumed by the
fetching and decoding of instructions by the FIR mini-core design executing a typ-
ical filter program. This figure is determined by adding the instruction memory and
instruction decoder entries of table 8.5. This is a promisingly low figure consider-
ing that power consumed during fetching and decoding instructions is a significant
overhead associated with programmable architectures.
Another message is an expected one, that one should minimize the number of
multiply-accumulates as well as the number of data memory write backs. These
algorithmic level optimizations will result in huge power savings.
8.8 Summary
In this chapter, we tried to identify where the mini-core approach fits into power vs.
flexibility trade-off curve of figure 1.1. For this purpose we provided full bench-
mark comparisons between the mini-cores and two commercial general-purpose
DSPs: the TMS320C54x DSP chip and the ARCTangent
 
A4TM synthesizable
core referred to as “the ARC core”. We also provided full benchmark comparisons
between the mini-cores and dedicated hardwired ASIC implementations designed
by our industrial partner.
The results were encouraging. The prototype chip demonstrated a power con-
sumption that is only 1.5 – 1.6 times larger than commercial hardwired ASICs and
more than 6 – 21 times lower than current state of the art low power DSP proces-
sors.
Chapter 9
Conclusion
This thesis presented a novel approach to low-power and programmable DSP plat-
form design for audio signal processing such as hearing aids. The proposed plat-
form is a heterogeneous multiprocessor consisting of small and simple instruction
set processors, mini-cores and DSP/CPU-cores that communicate using message
passing.
Each mini-core is tailored to a particular class of algorithms from the appli-
cation domain (FIR, IIR, LMS, etc.). The idea is to provide a platform in which
energy-efficient mini-cores run the compute intensive parts of an application, while
DSP/CPU-cores run less frequent, irregular, and control oriented parts.
This chapter will present the advantages of the mini-core approach, put the
architecture in perspective and discuss future trends.
9.1 Advantages of the approach
9.1.1 Energy-efficient and programmable
The fact that the mini-cores are programmable within their corresponding algo-
rithm suite gives complete programmability within the application domain. Differ-
entiation of various products could be achieved by updating system software.
A prototype chip containing FIR, and IIR mini-cores has been designed to eval-
uate the platform. Results obtained from the prototype chip demonstrated that the
power consumption of the mini-core based implementation is only 1.5 – 1.6 times
larger than commercial hardwired ASICs and more than 6 – 21 times lower than
current state of the art low-power DSP processors. This is due to: (1) the small size
of the mini-cores and (2) a smaller instruction count for a given task.
Furthermore, the simple bus-based interconnect network used in the test chip
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consumes 9% power of the total power while running the compute intensive filter
bank application which is quite promising for an overall low power architecture.
In summary, the proposed heterogeneous multiprocessor platform consisting
of our instruction set programmable mini-cores as well as one or more general
purpose CPU and DSP cores offer both full programmability and a very low power
consumption that approaches that of a hardwired ASIC.
9.1.2 Suitable for a SoC design flow
Another advantage of the mini-core approach is re-usability of the mini-cores. The
mini-cores are parameterized in word-size, memory-size, etc. and can be instanti-
ated according to the needs of the application at hand.
Furthermore, the introduction of a well-defined interface between the network
and mini-cores has enabled “concurrent” engineering of a library of mini-cores
and various network topologies. This approach fits nicely into a drop-and-use de-
sign flow where the SoC designer can freely select the required high-level intellec-
tual property blocks (mini-cores, network topologies in this case). Using energy-
efficient mini-cores as basic building blocks is the key to creating an overall low
power system with reduced time-to-market.
9.2 Where does the mini-core approach fit in?
Chapter 3 presented a snapshot of the research both in industry and academia that
focus on flexible and high-speed and/or low-power architectures. As the wire-
less communication market is growing immensely, DSP vendors are putting more
"special" features onto the programmable DSPs that target this application domain.
This means more domain-specific DSP processors are emerging. Among the ex-
amples are the C54x family from Texas Instruments, Lucent 16000 series, and the
ADI21xx series from Analog Devices. Another trend within programmable DSP
architectures is to provide more instruction level parallelism with multiple execu-
tion units (MACs, ALUs, etc.). The increased performance can be traded for low
power by reducing supply voltage.
Another approach to domain-specific computing is the work that focuses on re-
configurable architectures. These architectures are evolving towards more FPGA-
like structures consisting of coarse-grained heterogeneous configurable processing
elements as basic building blocks. The interconnect network poses a serious prob-
lem to energy consumption in this approach [94] as general routability is required
to handle various network configurations.
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Finally, research in hardware/software co-design focus on early design explo-
ration and providing guidance to the system-on-chip designer. Automated instruc-
tion set synthesis is among the hot topics [41, 24]. However, there is not yet a
commercial tool available that can synthesize a low power programmable platform
from scratch.
The mini-core platform is a multiprocessor architecture with several special-
ized mini DSP processors. It provides more parallelism than a single DSP proces-
sor. Furthermore, it is more efficient than a programmable DSP in terms of power
consumption. The application domain covered in this thesis does not allow further
voltage scaling. However, a mini-core system that has a balanced work-load on
individual mini-cores provides potential for voltage scaling that can be applied in
an appropriate application area.
Compared to reconfigurable architectures [10, 20], the mini-core approach
shows similar and/or better energy-efficiency. However, reconfigurable archi-
tectures in general are more flexible as those architectures are "hardware" pro-
grammable (configurable) as well. But the highly flexible interconnect network
that comes with reconfigurable hardware brings an overhead in terms of energy
consumption. This may require full-custom design effort to get an acceptable
energy-efficiency on the interconnect network [94]. A mini-core platform, on the
other hand is synthesized with a suitable network that offers low power.
To conclude this section, the mini-core approach represents a viable alternative
to platforms that use reconfigurable logic, and/or hardware accelerators. It also
shows order of magnitude lower power consumption than programmable DSPs in
general. Therefore it is a promising novel approach to programmable and low
power platform design for application domains with moderate communication re-
quirements.
9.3 Future trends
The hearing algorithm presented in chapter 4 is simple. Designing a system-on-
chip using the mini-core approach for that particular application is quite straight-
forward.
However, more sophisticated algorithms are expected to appear in the future
with more demanding computational and memory requirements, the question is
then “Can this approach still be valid in designing hearing aid platforms?”. Several
issues regarding the future perspectives will be discussed in this section.
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9.3.1 Granularity of the mini-cores
Two issues regarding the granularity of the mini-cores will affect future systems:
(1) memory size (2) data path.
Memory size of the mini-cores that are instantiated on the test chip currently
match the hearing aid application requirements. However, memory requirement
for future algorithms is likely to increase. The power breakdown of a typical FIR
mini-core indicates 22% memory power consumption. This figure is achieved with
a latch-based data memory that is 118  16 bits. A hard block RAM provided
by Atmel for the same process technology is 1K byte i.e., it has slightly more
than 4 times storage capacity than our latch-based memory [34]. It also consumes
approximately 2.4 times higher power consumption for a similar read/write ratio.
The message here is that using hard block RAMs is advantageous in scaling
the memory size of future mini-cores. Increasing the memory size of the FIR
mini-core 4 times, would result in roughly 30% increase of the mini-core power
consumption. This will still be well within the power consumption requirement
limits for a mini-core.
A similar case exists for the IIR mini-core. The biquad register file for the
largest IIR mini-core consists of 16 shift registers. Using that IIR mini-core to
full capacity will require 16 clock cycles for 8 biquad section computation. This
number of storage elements is enough for the benchmarks that were used for eval-
uation. However for a system clock rate of 1 MHz, the IIR mini-core will stay idle
70% of the sampling interval. For a better match between available system clock
cycles and the functional capability of the IIR mini-core, the size of the register file
should be increased. Because of the specialized memory structure for the biquad
register file (a set of two-word shift-registers), a different solution other than using
hard block RAMs should be investigated. A simple solution that comes to mind
is for instance, to use a multi-bank memory architecture that consists of small and
hence low power memory banks. Most significant bits of the address bus can be
used to select the desired bank for data transfer.
The second issue is the granularity of the data path. The mini-core architec-
ture suggests a custom data path for each algorithm domain. Another approach
would be to use a unified data path that could be configured to behave as a desired
mini-core. The unified data path would reduce design effort that has to be put in
for each mini-core. This could be only done for a group of mini-cores that have
common design requirements. However, this approach would lead to larger and
less energy efficient mini-cores while reducing design effort. This would also be in
contradiction with the idea of having specialized mini-cores at the first place. The
overall architecture would be more flexible than the mini-core approach though, as
this would mean flexibility in terms of both hardware configuration and software
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programming.
9.3.2 Perspective regarding tools
Currently, the prototype chip is programmed using assembly language. An assem-
bler that can handle both FIR and IIR mini-core programs has been implemented.
However, future mini-core platforms will need tool assistance for handling more
complex applications. There are two issues to investigate in the tool domain:
(1) Given a complex application, a problem would be to determine how many
and which type of mini-cores are needed?
(2) Given a mini-core system i.e., fixed number and types of mini-cores how
could one map a new application?
Both problems are hardware/software co-design related issues. Similar to those
algorithms devised for high level synthesis and optimization problems such as re-
source allocation, and scheduling can be applied here [29].
9.3.3 Network implementation
As stated in section 8.6, the current bus-based network implementation suffers from
a high idle power contribution. The arbitration scheme for the network is based on
a token that circulates through all interface units in every clock cycle even when the
network is idle. This inefficient distributed scheme could be replaced with a central
arbiter that is only activated when more than one request occurs simultaneously.
Future network designs should optimize for low "idle" power consumption as
the mini-core platform is envisioned to have moderate communication rate during
operation.
9.4 Summary of the thesis
This thesis introduced a novel approach to programmable and low power platform
design for audio signal processing, in particular hearing aids. The proposed pro-
grammable platform is a heterogeneous multi-processor architecture consisting of
small and simple instruction set processors called mini-cores as well as standard
DSP/CPU-cores that communicate using message passing.
The work has been based on a study of the algorithm suite covering the appli-
cation domain. The observation of dominant tasks for certain algorithms (FIR, IIR,
correlation, etc.) that require custom computational units and special data address-
ing capabilities lead to the design of low power mini-cores. The algorithm suite
also consisted of less demanding and/or irregular algorithms (LMS, compression)
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that required sub-sample rate signal processing justifying the use of a DSP/CPU-
core.
Results obtained from the design of a prototype chip demonstrated the poten-
tial in creating low power systems consisting of reusable mini-core designs. To
conclude, it can be said that this approach will play a key role in designing audio
signal processing hardware in future.
A practical contribution of the thesis is the test bench implementation that
equipped a standard desktop PC with sophisticated testing facilities. This was done
by implementing a simple user interface program in C++ that communicates with
the test bench hardware. A PCI-based FPGA board is used for this purpose.
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